Asus Strix 1070 CG411P 8GB GDDR5X Schematic

5
Page
Description
NVIDIA CORPORATION
PAGE
NV_PN
SANTA CLARA, CA 95050, USA
PCB REV
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
D
DATE
ASSEMBLY
PAGE DETAIL
1
EC
HGFEC
3
4
5
A B D F H
4
3
2
A B
Description
2
Page
G
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
1
TABLE OF CONTENTS
BOM REV
GP104 - 8GB GDDR5, 256b, 256Mx32
Tall DVI-D + DP + DP + DP/HDMI + DP
1
MEMORY: GPU Partition A/B
MEMORY: FBA[63:32]
PS: Dynamic Power Balance Logic
PS: Dynamic Power Balance Phases32
PCI Express3
MEMORY: FBB[31:0]
MEMORY: FBB[63:32]
MEMORY: GPU Partition C/D
MEMORY: FBC[31:0]
MEMORY: FBC[63:32]
Table of Contents
MEMORY: FBA[31:0]
GPU Decoupling
PS: Shutdown and Sequencing
PS: 12V Current Steering PSI Control and LED
GPU PWR and GND14
PG411 A01
PS: Inputs, Filtering, and Monitoring
MECH: Bracket/Thermal
MISC1; Fan, Thermal, JTAG, GPIO, Stereo
PS: NVVDD_OVR8
PS: Blank Page
PS: NVVDD Phase 1-4
PS: NVVDD Phase 5 & 6
PS: Blank Page
PS: NV3V3, NV12V
Block Diagram
30
28
36
13
IFPE DP
IFPEF DP
MIOA/B Interface and Frame Lock
MISC2: ROM, XTAL, Straps
5
<ASSEMBLY_DESCRIPTION>
PS: 5V, PEX_VDD
PS: 1V8, 1V8_AON
38
2
7
600-1G411-BASE-100
27
MEMORY: FBD[63:32]
16
IFPC HDMI 2.0/DP
IFPD DP
IFPAB DVI-D-DL
MEMORY: FBD[31:0]
15
17
18
19
20
23
22
21
24
25
12
11
10
9
4
6
8
29
26
37
34
31
33
35
PS: FBVDD
1G411-A01
A
1 OF 38
29-MAR-2016
Table of Contents
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
2 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
Block Diagram
(EAST)
(NORTH)
DYNAMIC OPTION
EXT_12V 2x4
PEX_12V Finger
QD:EXT_12V 2x4
PEX_3V3 Finger
PEX_12V Finger
PEX_12V 2x4 PWR
Power Supply
Power Supply
Power Supply
NVVDD-PH3
Power Supply
NVVDD-PH6
POWERED BY 3V3 or 5V
PEX_VDD
5V Switcher
Power Supply
Power Supply
NVVDD-PH5
Power Supply
Power Supply
NVVDD-PH1
NVVDD-PH2
NVVDD-PH4
Fan
FBVDD
2-WAY SLI
Page2: Block Diagram
MEM
HI
MEM
MEM
C
FB X32
QD:STEREO
QUADRO OPTIONS SHOWN IN YELLOW
and prefix QD:
MEM
LO
DP
HDMI/
DP
DP
HI
D
D
MEM
LO
A
LO
HI
LO
MEM
AMEM
MEM
B
B
QD:DP
HI
C
GP104
DVI-D
C763 0.22uF
COMMON
6.3V
10%
X7R
0402
C855
0.1uF
X7R
0402
10%
16V
COMMON
C775
X7R
COMMON
0.22uF
10%
6.3V0402
C780
COMMON
10%
X7R
0402 6.3V
0.22uF
C857
6.3V
10%
X5R
0402
1uF
COMMON
C806
COMMON
10%
0.22uF
6.3V
X7R
0402
C822
1uF
6.3V
COMMON
0402
X5R
10%
C833
COMMON
0.22uF
10%
6.3V0402
X7R
C854
COMMON
0.22uF
6.3V
10%
0402
X7R
C879
COMMON
0.22uF
6.3V
10%
X7R
0402
C880
0402
COMMON
X5R
10%
1uF
6.3V
C895
COMMON
0.22uF
6.3V
10%
X7R
0402
C841
COMMON
1uF
6.3V
0402
10%
X5R
C912
COMMON
0.22uF
10%
6.3V
X7R
0402
R785 2.49k
0402
1 %
COMMON
C945 0.22uF
6.3V
X7R
COMMON
10%
0402
C866
COMMON
X5R
0402
10%
1uF
6.3V
C987
COMMON
X7R
0402 6.3V
10%
0.22uF
C817
10%
COMMON
0402
X5R
6.3V
1uF
C997
6.3V
10%
0.22uF
X7R
0402
COMMON
C1017
X7R
COMMON
0402 6.3V
0.22uF
10%
C867
COMMON
0402
10%
X5R
6.3V
1uF
C1026
0402 6.3V
0.22uF
COMMON
X7R
10%
C832
1uF
6.3V
X5R
10%
COMMON
0402
C744
COMMON
0.22uF
10%
X7R
6.3V0402
C979
20%
0603
6.3V
4.7uF
COMMON
X5R
C750
COMMON
X7R
10%
0.22uF
6.3V0402
C754
X5R
0603
4.7uF
6.3V
20%
COMMON
C761
COMMON
10%
X7R
6.3V
0.22uF
0402
C845
6.3V
X5R
0603
20%
COMMON
4.7uF
C767
COMMON
10%
X7R
0.22uF
6.3V0402
C112
COMMON
20%
4.7uF
0603
X5R
6.3V
C777
COMMON
10%
X7R
0.22uF
6.3V0402
C43
10%
X5R
0603
DNI
16V
4.7uF
C1029
COMMON
0805LP
20%
6.3V
X5R
10uF
C799
COMMON
X7R
10%
6.3V
0.22uF
0402
C106
10uF
X5R
6.3V
20%
COMMON
0805LP
C823
COMMON
10%
X7R
0.22uF
6.3V0402
C1079
0603
10%
DNI
X5R
16V
4.7uF
C1028
0805LP
COMMON
X5R
10uF
20%
6.3V
C847
COMMON
0402
0.22uF
6.3V
10%
X7R
C863 0.22uF
X7R
COMMON
10%
6.3V0402
C1021
22uF
X5R
COMMON
6.3V
0805LP
20%
C883
6.3V X7R
COMMON
0.22uF
10%
0402
C1049
0603
COMMON
6.3V
20%
X5R
4.7uF
C909
COMMON
10%
6.3V0402
0.22uF
X7R
C936
COMMON
0.22uF
10%
6.3V X7R
0402
C44
16V
10%
X5R
4.7uF
COMMON
0805
C748
6.3V
22uF
20%
X5R
COMMON
0805LP
C988
10%
COMMON
X7R
6.3V0402
0.22uF
C998
10%
6.3V0402 X7R
0.22uF
COMMON
C1018
10%
6.3V0402 X7R
COMMON
0.22uF
C1027
6.3V0402
10%
X7R
0.22uF
COMMON
C1045
X7R
10%
0402
COMMON
16V
0.1uF
R884
100k
COMMON
5 %
0402
C1078
COMMON
10%
4.7uF
16V
X5R
0805LP
R983
DNI
0402
0.05 ohm
0ohm
R834
DNI
0.05 ohm
0402
0ohm
C1064
0402
COMMON
16V
0.1uF
10%
X7R
R28
100k
5 %
0402
COMMON
END OF X8
END OF X16
END OF X1
END OF X4
A82
B80
A79
A78
B77
B76
A75
A74
B73
B72
A71
A70
B69
B68
A67
A66
B65
B64
A63
A62
B61
B60
A59
A58
B57
B56
A55
A54
B53
B52
A51
B82
A50
B81
A49
B49
B47
A46
A45
B44
B43
A42
A41
B40
B39
A38
A37
B36
B35
A34
A33
B48
B32
A31
B29
A28
A27
B26
B25
A24
A23
B22
B21
A20
A32
B30
A19
B31
A18
B18
B16
A15
B13
A12
B7
A4
B4
B12
B17
A1
B10
A10
A9
B8
B3
A3
A2
B2
B1
B79
B78
A81
A80
B75
B74
A77
A76
B71
B70
A73
A72
B67
B66
A69
A68
B63
B62
A65
A64
B59
B58
A61
A60
B55
B54
A57
A56
B51
B50
A53
A52
B46
B45
A48
A47
B42
B41
A44
A43
B38
B37
A40
A39
B34
B33
A36
A35
B28
B27
A30
A29
B24
B23
A26
A25
B20
B19
A22
A21
B15
B14
A17
A16
A14
A13
A11
B11
B6
B5
A8
A7
A6
A5
B9
CN1
@electro_mechanic.con_pci_express(sym_1):page3_i662
COMMON
CON_X16
1
23
Q541
SOT23_1G1D1S COMMON
@discrete.q_fet_n_enh(sym_7):page3_i870
R875
0.05 ohm
0ohm
COMMON
0402
R869 0ohm
0.05 ohm
0402 DNI
1
23
Q7
SOT23_1G1D1S
@discrete.q_fet_n_enh(sym_7):page3_i874
COMMON
R872
0.05 ohm
0ohm
DNI0402
R877 0ohm
DNI0402
0.05 ohm
1/23 PCI_EXPRESS
BK42
BL42
BG41
BH41
BM42
BM41
BG39
BF39
BL41
BK41
BE38
BF38
BK39
BL39
BH38
BG38
BM39
BM38
BG36
BF36
BL38
BK38
BE35
BF35
BK36
BL36
BH35
BG35
BM36
BM35
BG33
BF33
BL35
BK35
BE32
BF32
BK33
BL33
BH32
BG32
BM33
BM32
BG30
BF30
BL32
BK32
BE29
BF29
BK30
BL30
BH29
BG29
BM30
BM29
BG27
BF27
BL29
BK29
BE26
BF26
BK27
BL27
BH26
BG26
BM27
BM26
BL26
BK26
BL44
BB30
BD30
BD27
BC32
BC30
BC29
BC27
BC26
BB32
BB29
BB27
BB26
BD36
BD33
BC36
BC35
BC33
BB36
BB35
BB33
G1A
BGA2152 COMMON
@digital.u_gpu_gb4_256(sym_1):page3_i902
R878
0402
0.05 ohm
DNI
0ohm
R856 0ohm
DNI
0.05 ohm
0402
C746
COMMON
0.22uF
10%
6.3V0402
X7R
C755
COMMON
0.22uF
10%
6.3V
X7R
0402
12V
GND
3V3
GND
GND
GND
GND
GND
3V3 3V3
NV3V3
NV3V3
3V3
GND
1V8
GND
12V
GND
GND
1V8
GND
PEX_VDD
3V3_AUX
OUT
37
POWER_BRAKE*
OUT
34
GC6_FB_EN_CONN_A32
OUT
34
PEX_CONN_A19
OUT
34
PEX_CLKREQ*
OUT
34
PEX_RST*
OUT
34
PEX_WAKE*
OUT
34
PEX_TCLK
OUT
22
JTAG_TMS
OUT
22
JTAG_TDO
OUT
22
JTAG_TDI
OUT
22
JTAG_TCLK
OUT
22
JTAG_TRST*
IN
34
PEX_CLKREQ_OUT*
IN
21,34
PEX_RST_BUF*
BI
22
I2CS_SDA
OUT
22
I2CS_SCL
12V
3V3
GND
PEX_PRSNT*
PEX_REFCLK
PEX_REFCLK*
PEX_RX0
PEX_RX0*
PEX_RX1
PEX_RX1*
PEX_RX10
PEX_RX10*
PEX_RX11
PEX_RX11*
PEX_RX12
PEX_RX12*
PEX_RX13
PEX_RX13*
PEX_RX14
PEX_RX14*
PEX_RX15
PEX_RX15*
PEX_RX2
PEX_RX2*
PEX_RX3
PEX_RX3*
PEX_RX4
PEX_RX4*
PEX_RX5
PEX_RX5*
PEX_RX6
PEX_RX6*
PEX_RX7
PEX_RX7*
PEX_RX8
PEX_RX8*
PEX_RX9
PEX_RX9*
PEX_SMCLK
PEX_SMDAT
PEX_TDI
PEX_TDO
PEX_TERMP
PEX_TMS
PEX_TRST*
PEX_TX0
PEX_TX0*
PEX_TX1
PEX_TX1*
PEX_TX10
PEX_TX10*
PEX_TX11
PEX_TX11*
PEX_TX12
PEX_TX12*
PEX_TX13
PEX_TX13*
PEX_TX14
PEX_TX14*
PEX_TX15
PEX_TX15*
PEX_TX2
PEX_TX2*
PEX_TX3
PEX_TX3*
PEX_TX4
PEX_TX4*
PEX_TX5
PEX_TX5*
PEX_TX6
PEX_TX6*
PEX_TX7
PEX_TX7*
PEX_TX8
PEX_TX8*
PEX_TX9
PEX_TX9*
PEX_TXX0
PEX_TXX0*
PEX_TXX1
PEX_TXX1*
PEX_TXX10
PEX_TXX10*
PEX_TXX11
PEX_TXX11*
PEX_TXX12
PEX_TXX12*
PEX_TXX13
PEX_TXX13*
PEX_TXX14
PEX_TXX14*
PEX_TXX15
PEX_TXX15*
PEX_TXX2
PEX_TXX2*
PEX_TXX3
PEX_TXX3*
PEX_TXX4
PEX_TXX4*
PEX_TXX5
PEX_TXX5*
PEX_TXX6
PEX_TXX6*
PEX_TXX7
PEX_TXX7*
PEX_TXX8
PEX_TXX8*
PEX_TXX9
PEX_TXX9*
RSVD4_POWER_BRAKE
3V3_AUX
SNN_PE_PRSNT2_A
SNN_PE_PRSNT2_B
SNN_PE_PRSNT2_C
SNN_PE_RSVD6
SNN_PE_RSVD7
SNN_PE_RSVD8
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
3 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
PCI Express
Place between
Page3: PCI Express
PLACE 0603 4.7UF FOOTPRINT
ON TOP OF 0805 FOOTPRINT
Place under GPU
GPU and PS
NET VOLTAGE MIN_WIDTH
Approved in PCIE SIG
FUTURE USE
MAX_CURRENT
R764
COMMON
0402
5 %
10k
R791 60.4ohm
DNI
1 %
0402
R759
COMMON
10k
5 %
0402
R784 60.4ohm
DNI0402
1 %
R780
DNI
1 %
60.4ohm
0402
2/23 FBA
L29
AF42
Y16
Y15
Y14
W8
W6
W51
W49
W47
AR51
AK48
AT50
BB52
AA48
AF44
V48
R48
AR49
AM48
AV50
BB51
AC48
AG47
Y48
U47
AR46
AR47
AN47
AR48
AN46
AN45
AM45
AM44
AN49
AN48
AM46
AM47
AK49
AJ47
AJ46
AJ48
AV49
AV52
AV51
AT46
AT48
AT47
AT49
AV48
AW49
BA49
BB50
BA50
BA51
AW50
BA52
AW51
Y44
AA45
AA46
AA47
AC47
AC46
AD48
AD49
AD47
AF48
AF47
AF46
AG49
AJ45
AG48
AJ44
V51
U52
V47
V50
Y46
Y47
Y45
V46
U46
R47
R50
R51
U49
U50
U48
U51
AN42
AT44
AT45
AR44
AR45
AW47
AW48
AV46
AV47
AD45
AD46
AC44
AC45
V44
V45
U44
U45
AK45
AK46
AG46
AG45
AN44
AA44
AR50
Y50
AF49
AG52
AG51
AG50
AJ50
AJ51
AJ52
AJ49
AK52
AK51
AK50
AM50
AM51
AM52
AM49
AN52
AN51
AN50
AF52
AF51
AF50
AD50
AD51
AD52
AC49
AC52
AC51
AC50
AA50
AA51
AA52
Y49
Y52
Y51
G1B
COMMON
@digital.u_gpu_gb4_256(sym_2):page4_i1943 BGA2152
C924
X7R
0402
10%
COMMON
16V
0.1uF
C949
20%
X5R
0805LP
COMMON
6.3V
22uF
3/23 FBB
Y24
Y23
Y22
Y21
Y20
Y19
Y18
Y17
F51
D51
J48
P50
H38
G44
E35
B33
H50
D50
L48
P49
G39
E44
E33
C32
H52
H49
J51
H51
H48
J50
D52
F50
F48
F49
E50
E49
C49
C48
C50
D48
M47
M48
L47
M46
L49
L52
L51
L50
P46
R46
P52
P47
M49
M51
P48
M50
E36
D36
E38
F38
D39
E39
F39
E41
H41
F42
E42
D42
G45
F45
D45
E45
G33
J32
D33
F33
F36
J36
G36
H36
F32
J30
G32
E32
B32
A33
D32
H32
L38
J46
J47
H46
H47
M45
M44
L45
L46
G41
F41
H39
J39
H35
G35
H33
J33
E47
F47
G42
H42
J41
J35
B50
C35
D41
A42
B42
C42
C44
B44
A44
D44
A45
B45
C45
C47
B47
A47
D47
A48
A49
B49
A41
B41
C41
C39
B39
A39
D38
A38
B38
C38
C36
B36
A36
D35
A35
B35
G1C
COMMON
@digital.u_gpu_gb4_256(sym_3):page4_i1944 BGA2152
LB501
30ohm
BEAD_0603
COMMON
C800
COMMON
10%
0402
X7R
16V
0.1uF
R779 60.4ohm
1 %
0402 DNI
R770
COMMON
0402
5 %
10k
R760
COMMON
0402
10k
5 %
R775
COMMON
0402
5 %
10k
R787
COMMON
0402
10k
5 %
C783
COMMON
0.1uF
16V
10%
0402
X7R
C859
COMMON
0402
X7R
16V
10%
0.1uF
R788
COMMON
0402
5 %
10k
R758
COMMON
0402
10k
5 %
GND
GND
GND
1V8
GND
FBVDD
FBVDD
GND
FBVDD
GND
GND
FBVDD
IN
5,6
FBA_EDC[7..0]
BI
5,6
FBA_DBI[7..0]
BI
5,6
FBA_D[63..0]
IN
4,4,9,9
1V8_FB_PLL
OUT
4,4,9,9
OUT
6
FBA_CLK1*
OUT
6
FBA_CLK1
OUT
5
FBA_CLK0*
OUT
5
FBA_CLK0
BI
5,6
FBA_CMD[31..0]
OUT
6
FBA_WCK67*
OUT
6
FBA_WCK67
OUT
6
FBA_WCK45*
OUT
6
FBA_WCK45
OUT
5
FBA_WCK23*
OUT
5
FBA_WCK23
OUT
5
FBA_WCK01*
OUT
5
FBA_WCK01
IN
7,8
FBB_EDC[7..0]
BI
7,8
FBB_DBI[7..0]
BI
7,8
FBB_D[63..0]
IN
4,4,9,9
OUT
8
FBB_WCK67*
OUT
8
FBB_WCK67
OUT
8
FBB_WCK45*
OUT
8
FBB_WCK45
OUT
7
FBB_WCK23*
OUT
7
FBB_WCK23
OUT
7
FBB_WCK01*
OUT
7
FBB_WCK01
OUT
8
FBB_CLK1*
OUT
8
FBB_CLK1
OUT
7
FBB_CLK0*
OUT
7
FBB_CLK0
OUT
7,8
FBB_CMD[31..0]
1V8_FB_PLL
1V8_FB_PLL
FBA_CMD0
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD17
FBA_CMD18
FBA_CMD18
FBA_CMD19
FBA_CMD1
FBA_CMD1
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD2
FBA_CMD2
FBA_CMD30
FBA_CMD31
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_D0
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D16
FBA_D17
FBA_D18
FBA_D19
FBA_D1
FBA_D20
FBA_D21
FBA_D22
FBA_D23
FBA_D24
FBA_D25
FBA_D26
FBA_D27
FBA_D28
FBA_D29
FBA_D2
FBA_D30
FBA_D31
FBA_D32
FBA_D33
FBA_D34
FBA_D35
FBA_D36
FBA_D37
FBA_D38
FBA_D39
FBA_D3
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
FBA_D48
FBA_D49
FBA_D4
FBA_D50
FBA_D51
FBA_D52
FBA_D53
FBA_D54
FBA_D55
FBA_D56
FBA_D57
FBA_D58
FBA_D59
FBA_D5
FBA_D60
FBA_D61
FBA_D62
FBA_D63
FBA_D6
FBA_D7
FBA_D8
FBA_D9
FBA_DBI0
FBA_DBI1
FBA_DBI2
FBA_DBI3
FBA_DBI4
FBA_DBI5
FBA_DBI6
FBA_DBI7
FBA_DEBUG0
FBA_DEBUG1
FBA_EDC0
FBA_EDC1
FBA_EDC2
FBA_EDC3
FBA_EDC4
FBA_EDC5
FBA_EDC6
FBA_EDC7
FBB_CMD0
FBB_CMD10
FBB_CMD11
FBB_CMD12
FBB_CMD13
FBB_CMD14
FBB_CMD15
FBB_CMD16
FBB_CMD17
FBB_CMD17
FBB_CMD18
FBB_CMD18
FBB_CMD19
FBB_CMD1
FBB_CMD1
FBB_CMD20
FBB_CMD21
FBB_CMD22
FBB_CMD23
FBB_CMD24
FBB_CMD25
FBB_CMD26
FBB_CMD27
FBB_CMD28
FBB_CMD29
FBB_CMD2
FBB_CMD2
FBB_CMD30
FBB_CMD31
FBB_CMD3
FBB_CMD4
FBB_CMD5
FBB_CMD6
FBB_CMD7
FBB_CMD8
FBB_CMD9
FBB_D0
FBB_D10
FBB_D11
FBB_D12
FBB_D13
FBB_D14
FBB_D15
FBB_D16
FBB_D17
FBB_D18
FBB_D19
FBB_D1
FBB_D20
FBB_D21
FBB_D22
FBB_D23
FBB_D24
FBB_D25
FBB_D26
FBB_D27
FBB_D28
FBB_D29
FBB_D2
FBB_D30
FBB_D31
FBB_D32
FBB_D33
FBB_D34
FBB_D35
FBB_D36
FBB_D37
FBB_D38
FBB_D39
FBB_D3
FBB_D40
FBB_D41
FBB_D42
FBB_D43
FBB_D44
FBB_D45
FBB_D46
FBB_D47
FBB_D48
FBB_D49
FBB_D4
FBB_D50
FBB_D51
FBB_D52
FBB_D53
FBB_D54
FBB_D55
FBB_D56
FBB_D57
FBB_D58
FBB_D59
FBB_D5
FBB_D60
FBB_D61
FBB_D62
FBB_D63
FBB_D6
FBB_D7
FBB_D8
FBB_D9
FBB_DBI0
FBB_DBI1
FBB_DBI2
FBB_DBI3
FBB_DBI4
FBB_DBI5
FBB_DBI6
FBB_DBI7
FBB_DEBUG0
FBB_DEBUG1
FBB_EDC0
FBB_EDC1
FBB_EDC2
FBB_EDC3
FBB_EDC4
FBB_EDC5
FBB_EDC6
FBB_EDC7
SNN_FBA_CMD<32>
SNN_FBA_CMD<33>
SNN_FBA_DBG_RFU1
SNN_FBA_DBG_RFU2
SNN_FBA_WCKB01
SNN_FBA_WCKB01*
SNN_FBA_WCKB23
SNN_FBA_WCKB23*
SNN_FBA_WCKB45
SNN_FBA_WCKB45*
SNN_FBA_WCKB67
SNN_FBA_WCKB67*
SNN_FBB_CMD<32>
SNN_FBB_CMD<33>
SNN_FBB_DBG_RFU1
SNN_FBB_DBG_RFU2
SNN_FBB_WCKB01
SNN_FBB_WCKB01*
SNN_FBB_WCKB23
SNN_FBB_WCKB23*
SNN_FBB_WCKB45
SNN_FBB_WCKB45*
SNN_FBB_WCKB67
SNN_FBB_WCKB67*
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
4 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: GPU Partition A/B
Page4: MEMORY: GPU Partition A/B
CMD28
CS*
CMD30
CMD16
A12_RFU
A0_A10
CMD3
A4_BA2
A2_BA0
CMD12
CMD8
A1_A9
RAS*
CMD31
CMD29
CMD25
CAS*
A12_RFU
ABI*
CMD22
CMD23
A3_BA3
CMD21
CMD18
32..630..31
RAS*
A7_A8
RST*
CKE*
CS*
A4_BA2
CMD5
CMD11
CMD17
CMD19
CMD7
WE*
CMD15
CMD10
RST*
CKE*
A1_A9
A6_A11
WE*
A3_BA3
A0_A10
CMD6
CMD4
CMD2
CMD1
CMD0
CMD
GDDR5 CMD Mapping
CMD20
CMD24
CMD26
A5_BA1
A5_BA1CMD27
A7_A8
ABI*
CMD13
CMD9
CMD14
A2_BA0
A6_A11
CAS*
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
C151
COMMON
4V
20%
22uF
0603W
X6S
C709
6.3V
1uF
X6S
COMMON
0402
10%
C680
COMMON
20%
0603W
X6S
4V
22uF
1
2
3
Q11
@discrete.q_fet_n_enh(sym_2):page5_i44
6.5A
1.4W
22mohm@10V / 22mohm@4.5V / 22mohm@2.5V
6.5A
20V
8V
SOT23_1G1D1S COMMON
1G1D1S
C686
6.3V
1uF
X6S
10%
0402
COMMON
NC
NC
NC
NC
NC
NC
NC
NC
GND
x32 x16
MIRRORED
NC
D5
D4
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
A10
M7A
@memory.u_mem_sd_ddr5_x32(sym_4):page5_i11
COMMON
BGA170_MIRR
C697
6.3V
1uF
10%
X6S
COMMON
0402
R52
1 %
0402
COMMON
1.33k
R54
1 %
0402
COMMON
549ohm
C704
6.3V
X6S
COMMON
1uF
10%
0402
R55
1 %
COMMON
0402
931ohm
C720
6.3V
1uF
10%
X6S
0402
COMMON
R767
0402
40.2ohm
COMMON
1 %
C123
50V
COMMON
0402
X7R
10%
820pF
C731
6.3V
1uF
X6S
10%
COMMON
0402
R763
0402
1 %
121ohm
COMMON
C713
COMMON
0402
X7R
10%
16V
10nF
C721
6.3V
1uF
COMMON
X6S
10%
0402
C727
6.3V
10%
X6S
0402
COMMON
1uF
R771
0402
COMMON
1 %
40.2ohm
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
H4
H5
H10
H11
K10
K11
K5
K4
J4
L12
G12
G3
L3
M7B
@memory.u_mem_sd_ddr5_x32(sym_5):page5_i95
BGA170_MIRR COMMON
add 1k to VDD
Mirrored
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
J1
M7C
@memory.u_mem_sd_ddr5_x32(sym_7):page5_i97
BGA170_MIRR COMMON
C701
X6S
4V
0603
COMMON
20%
10uF
C724
10%
0402
6.3V
1uF
COMMON
X6S
C153
10uF
0603
COMMON
20%
4V
X6S
C144
10uF
20%
COMMON
0603
4V
X6S
C129
1uF
6.3V
0402
COMMON
X6S
10%
C714
COMMON
6.3V
0402
10%
1uF
X6S
C685
X6S
0603
COMMON
20%
4V
10uF
C694
0402
10%
1uF
6.3V
COMMON
X6S
C690
10uF
X6S
4V
0603
COMMON
20%
C136
6.3V
1uF
COMMON
0402
X6S
10%
NC
NC
NC
NC
NC
NC
NC
NC
NC
x16x32
MIRRORED
NC
P5
P4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
V10
M7D
@memory.u_mem_sd_ddr5_x32(sym_2):page5_i5 BGA170_MIRR COMMON
C733
10uF
20%
4V
X6S
0603
COMMON
C128
0402
COMMON
10%
X6S
6.3V
1uF
C735
0402
10%
X6S
COMMON
1uF
6.3V
C679
22uF
4V
20%
X6S
0603W
COMMON
C116
0402
1uF
COMMON
X6S
10%
6.3V
C676
22uF
4V
20%
X6S
0603W
COMMON
C154
COMMON
0603W
X6S
20%
4V
22uF
C120
1uF
COMMON
6.3V
10%
X6S
0402
C139
COMMON
0402
X6S
10%
6.3V
1uF
FBVDD
FBVDD
GND
GND
GND
FBVDD
GND
FBVDD
GND
GND
GND
GND
GND
FBVDD
FBVDD
FBVDD
BI
4,6
FBA_D[63..0]
IN
4
FBA_WCK01*
IN
4
FBA_WCK01
IN
7,10,12,22
GPIO10_FBVREF_SEL
OUT
4,6
FBA_EDC[7..0]
BI
4,6
FBA_DBI[7..0]
IN
4
FBA_WCK23*
IN
4
FBA_WCK23
IN
4
FBA_CLK0*
IN
4
FBA_CLK0
IN
4,6
FBA_CMD[31..0]
OUT
6
FBA_VREFC
FBA_CLK0_RC
FBA_CMD0
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_D0
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D16
FBA_D17
FBA_D18
FBA_D19
FBA_D1
FBA_D20
FBA_D21
FBA_D22
FBA_D23
FBA_D24
FBA_D25
FBA_D26
FBA_D27
FBA_D28
FBA_D29
FBA_D2
FBA_D30
FBA_D31
FBA_D3
FBA_D4
FBA_D5
FBA_D6
FBA_D7
FBA_D8
FBA_D9
FBA_DBI0
FBA_DBI0
FBA_DBI1
FBA_DBI1
FBA_DBI2
FBA_DBI2
FBA_DBI3
FBA_DBI3
FBA_DBI4
FBA_DBI5
FBA_DBI6
FBA_DBI7
FBA_EDC0
FBA_EDC0
FBA_EDC1
FBA_EDC1
FBA_EDC2
FBA_EDC2
FBA_EDC3
FBA_EDC3
FBA_EDC4
FBA_EDC5
FBA_EDC6
FBA_EDC7
FBA_VREF_Q
FBA_ZQ_1_B
SNN_FBA_RFU_A5_3
SNN_FBA_RFU_V5_4
SNN_FBA_VREFD_1 SNN_FBA_VREFD_2
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
5 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBA[31:0]
Page5: MEMORY: FBA Partition 31..0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
1
2
6
9
8
11
12
14
13
4
5
7
15
10
0
3
C708
0402
10%
1uF
COMMON
X6S
6.3V
C729
COMMON
0402
X6S
10%
1uF
6.3V
C126
X7R
10%
50V
820pF
0402
COMMON
R769
1 %
0402
COMMON
40.2ohm
C699
0402
COMMON
10%
X6S
1uF
6.3V
C711
16V
X7R
10%
0402
10nF
COMMON
C688
1uF
COMMON
0402
X6S
10%
6.3V
C706
0402
10%
X6S
COMMON
1uF
6.3V
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
K4
K5
K10
K11
H10
H11
H5
H4
J4
G12
L12
L3
G3
M8B
@memory.u_mem_sd_ddr5_x32(sym_5):page6_i87
COMMON
BGA170
R762
0402
1 %
COMMON
121ohm
R766
COMMON
1 %
0402
40.2ohm
add 1k to VSS
Normal
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
J1
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
M8C
BGA170 COMMON
@memory.u_mem_sd_ddr5_x32(sym_6):page6_i89
C691
X6S
4V
20%
10uF
COMMON
0603
C725
1uF
6.3V
10%
X6S
0402
COMMON
C146
0603
20%
COMMON
10uF
4V
X6S
C138
X6S
COMMON
0402
1uF
10%
6.3V
C150
0603
20%
COMMON
10uF
4V
X6S
C131
10%
6.3V
X6S
0402
COMMON
1uF
NC
x16
NORMAL
NC
NC
NC
NC
NC
NC
NC
x32
NC
GND
D5
D4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
A10
M8D
@memory.u_mem_sd_ddr5_x32(sym_1):page6_i11 BGA170 COMMON
C695
0603
20%
4V
X6S
COMMON
10uF
C121
X6S
10%
0402
1uF
6.3V
COMMON
C683
20%
X6S
0603
COMMON
10uF
4V
C703
X6S
10%
COMMON
0402
6.3V
1uF
C712
10uF
COMMON
0603
X6S
4V
20%
C736
1uF
6.3V
10%
X6S
0402
COMMON
C133
1uF
10%
COMMON
6.3V
X6S
0402
C158
20%
22uF
4V
COMMON
0603W
X6S
C722
COMMON
10%
6.3V
X6S
1uF
0402
C677
X6S
20%
22uF
4V
0603W
COMMON
C143
COMMON
10%
X6S
6.3V
1uF
0402
C142
COMMON
20%
0603W
22uF
4V
X6S
NORMAL
x16
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
x32
P5
P4
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
V10
M8A
BGA170 COMMON
@memory.u_mem_sd_ddr5_x32(sym_3):page6_i41
C117
0402
COMMON
10%
X6S
6.3V
1uF
C717
10%
0402
COMMON
X6S
1uF
6.3V
C678
0603W
COMMON
4V
20%
X6S
22uF
C719
COMMON
0402
10%
X6S
1uF
6.3V
C730
0402
COMMON
X6S
10%
1uF
6.3V
C682
0603W
22uF
20%
4V
COMMON
X6S
FBVDD
FBVDD
GND
GND
FBVDD
GND GND
GND
GND
GND
FBVDD
FBVDD
BI
4,5
FBA_D[63..0]
IN
4
FBA_WCK45*
IN
4
FBA_WCK45
BI
4,5
FBA_EDC[7..0]
BI
4,5
FBA_DBI[7..0]
IN
4
FBA_WCK67*
IN
4
FBA_WCK67
IN
5
FBA_VREFC
IN
4
FBA_CLK1*
IN
4
FBA_CLK1
IN
4,5
FBA_CMD[31..0]
FBA_CLK1_CM
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30
FBA_CMD31
FBA_D32
FBA_D33
FBA_D34
FBA_D35
FBA_D36
FBA_D37
FBA_D38
FBA_D39
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
FBA_D48
FBA_D49
FBA_D50
FBA_D51
FBA_D52
FBA_D53
FBA_D54
FBA_D55
FBA_D56
FBA_D57
FBA_D58
FBA_D59
FBA_D60
FBA_D61
FBA_D62
FBA_D63
FBA_DBI0
FBA_DBI1
FBA_DBI2
FBA_DBI3
FBA_DBI4
FBA_DBI4
FBA_DBI5
FBA_DBI5
FBA_DBI6
FBA_DBI6
FBA_DBI7
FBA_DBI7
FBA_EDC0
FBA_EDC1
FBA_EDC2
FBA_EDC3
FBA_EDC4
FBA_EDC4
FBA_EDC5
FBA_EDC5
FBA_EDC6
FBA_EDC6
FBA_EDC7
FBA_EDC7
FBA_ZQ_2B
SNN_FBA_RFU7
SNN_FBA_RFU8
SNN_FBA_VREFD_3 SNN_FBA_VREFD_4
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
6 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBA[63:32]
Page6: MEMORY: FBA Partition 63..32
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
17
18
22
25
24
27
28
30
29
20
21
23
31
26
16
19
C803
10uF
X6S
4V
20%
0603
COMMON
C111
1uF
6.3V
X6S
0402
COMMON
10%
NC
NC
NC
NC
NC
NC
NC
NC
NC
x16x32
MIRRORED
NC
P5
P4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
V10
M5D
COMMON
BGA170_MIRR
@memory.u_mem_sd_ddr5_x32(sym_2):page7_i11
C100
4V
X6S
COMMON
0603
20%
10uF
C804
X6S
0402
10%
1uF
6.3V
COMMON
C739
20%
10uF
COMMON
0603
4V
X6S
C741
0402
COMMON
6.3V
1uF
10%
X6S
C802
10uF
X6S
4V
0603
20%
COMMON
C743
X6S
10%
COMMON
0402
6.3V
1uF
C801
X6S
4V
COMMON
0603
20%
10uF
C742
X6S
10%
0402
6.3V
COMMON
1uF
C108
X6S
1uF
COMMON
0402
10%
6.3V
C772
COMMON
20%
X6S
0603W
4V
22uF
C110
COMMON
0402
10%
1uF
6.3V
X6S
C104
22uF
X6S
0603W
20%
COMMON
4V
1
2
3
Q12
22mohm@10V / 22mohm@4.5V / 22mohm@2.5V
6.5A
@discrete.q_fet_n_enh(sym_2):page7_i27
6.5A
1.4W
20V
8V
COMMON
SOT23_1G1D1S
1G1D1S
C751
X6S
22uF
4V
COMMON
20%
0603W
C101
1uF
10%
X6S
6.3V
COMMON
0402
C779
X6S
22uF
20%
COMMMON
4V
0603W
C105
COMMON
X6S
22uF
4V
20%
0603W
NC
NC
NC
NC
NC
NC
NC
NC
GND
x32 x16
MIRRORED
NC
D5
D4
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
A10
M5A
@memory.u_mem_sd_ddr5_x32(sym_4):page7_i36
COMMON
BGA170_MIRR
R51
1 %
0402
1.33k
COMMON
R50
549ohm
1 %
COMMON
0402
R53
0402
COMMON
1 %
931ohm
C768
10%
0402
COMMON
X6S
1uF
6.3V
R776
40.2ohm
1 %
COMMON
0402
C109
COMMON
50V
0402
X7R
10%
820pF
C759
COMMON
0402
10%
X6S
1uF
6.3V
R778
COMMON
1 %
0402
121ohm
C738
10nF
COMMON
16V
10%
0402
X7R
C756
0402
10%
1uF
COMMON
X6S
6.3V
C770
0402
COMMON
X6S
10%
1uF
6.3V
C774
COMMON
0402
X6S
10%
1uF
6.3V
R777
40.2ohm
0402
COMMON
1 %
C762
0402
COMMON
10%
X6S
1uF
6.3V
C765
0402
10%
X6S
COMMON
1uF
6.3V
C760
1uF
COMMON
0402
X6S
10%
6.3V
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
H4
H5
H10
H11
K10
K11
K5
K4
J4
L12
G12
G3
L3
M5B
@memory.u_mem_sd_ddr5_x32(sym_5):page7_i95
COMMON
BGA170_MIRR
add 1k to VDD
Mirrored
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
J1
M5C
@memory.u_mem_sd_ddr5_x32(sym_7):page7_i97
BGA170_MIRR COMMON
C102
6.3V
10%
0402
1uF
COMMON
X6S
C103
20%
10uF
COMMON
0603
4V
X6S
C107
1uF
10%
COMMON
6.3V
0402
X6S
FBVDD
FBVDD
GND
GND
GND
GND
FBVDD
FBVDD
GND
GND
GND
GND
GND
FBVDD
FBVDD
FBVDD
BI
4,8
FBB_D[63..0]
IN
4
FBB_WCK01*
IN
4
FBB_WCK01
IN
5,10,12,22
GPIO10_FBVREF_SEL
BI
4,8
FBB_EDC[7..0]
BI
4,8
FBB_DBI[7..0]
IN
4
FBB_WCK23*
IN
4
FBB_WCK23
IN
4
FBB_CLK0*
IN
4
FBB_CLK0
IN
4,8
FBB_CMD[31..0]
OUT
8
FBB_VREFC
FBB_CLK0_RC
FBB_CMD0
FBB_CMD10
FBB_CMD11
FBB_CMD12
FBB_CMD13
FBB_CMD14
FBB_CMD15
FBB_CMD1
FBB_CMD2
FBB_CMD3
FBB_CMD4
FBB_CMD5
FBB_CMD6
FBB_CMD7
FBB_CMD8
FBB_CMD9
FBB_D0
FBB_D10
FBB_D11
FBB_D12
FBB_D13
FBB_D14
FBB_D15
FBB_D16
FBB_D17
FBB_D18
FBB_D19
FBB_D1
FBB_D20
FBB_D21
FBB_D22
FBB_D23
FBB_D24
FBB_D25
FBB_D26
FBB_D27
FBB_D28
FBB_D29
FBB_D2
FBB_D30
FBB_D31
FBB_D3
FBB_D4
FBB_D5
FBB_D6
FBB_D7
FBB_D8
FBB_D9
FBB_DBI0
FBB_DBI0
FBB_DBI1
FBB_DBI1
FBB_DBI2
FBB_DBI2
FBB_DBI3
FBB_DBI3
FBB_DBI4
FBB_DBI5
FBB_DBI6
FBB_DBI7
FBB_EDC0
FBB_EDC0
FBB_EDC1
FBB_EDC1
FBB_EDC2
FBB_EDC2
FBB_EDC3
FBB_EDC3
FBB_EDC4
FBB_EDC5
FBB_EDC6
FBB_EDC7
FBB_VREF_Q
FBB_ZQ_1_B
SNN_FBB_RFU_A5_3
SNN_FBB_RFU_V5_4
SNN_FBB_VREFD_1 SNN_FBB_VREFD_2
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
7 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBB[31:0]
Page7: MEMORY: FBB Partition 31..0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
1
2
6
9
8
11
12
14
13
4
5
7
15
10
0
3
NC
x16
NORMAL
NC
NC
NC
NC
NC
NC
NC
x32
NC
GND
D5
D4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
A10
M6D
COMMON
BGA170
@memory.u_mem_sd_ddr5_x32(sym_1):page8_i11
C152
X6S
4V
0603
20%
COMMON
10uF
C141
1uF
6.3V
COMMON
10%
X6S
0402
C689
10uF
COMMON
0603
20%
4V
X6S
C130
X6S
COMMON
0402
6.3V
10%
1uF
C715
10%
6.3V
X6S
1uF
COMMON
0402
C675
20%
X6S
22uF
COMMON
0603W
4V
C684
0603
COMMON
10uF
20%
4V
X6S
C156
COMMON
22uF
20%
4V
X6S
0603W
C702
COMMON
0402
X6S
10%
1uF
6.3V
C119
1uF
6.3V
COMMON
X6S
0402
10%
C135
COMMON
0402
X6S
6.3V
1uF
10%
C674
COMMON
4V
20%
0603W
X6S
22uF
C681
COMMON
22uF
20%
4V
X6S
0603W
C734
6.3V
COMMON
1uF
X6S
0402
10%
C732
4V
COMMON
20%
0603W
22uF
X6S
NORMAL
x16
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
x32
P5
P4
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
V10
M6A
@memory.u_mem_sd_ddr5_x32(sym_3):page8_i33 BGA170 COMMON
C726
10%
0402
COMMON
X6S
1uF
6.3V
C728
COMMON
0402
10%
X6S
1uF
6.3V
C124
X7R
0402
COMMON
820pF
50V
10%
R768
1 %
0402
COMMON
40.2ohm
C707
0402
COMMON
X6S
10%
1uF
6.3V
C705
COMMON
0402
X6S
10%
1uF
6.3V
C710
16V
X7R
10%
COMMON
10nF
0402
C716
0402
COMMON
10%
X6S
1uF
6.3V
C718
0402
10%
1uF
COMMON
X6S
6.3V
C698
0402
10%
X6S
COMMON
1uF
6.3V
R761
0402
1 %
COMMON
121ohm
R765
1 %
0402
COMMON
40.2ohm
C687
1uF
COMMON
0402
X6S
10%
6.3V
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
K4
K5
K10
K11
H10
H11
H5
H4
J4
G12
L12
L3
G3
M6B
@memory.u_mem_sd_ddr5_x32(sym_5):page8_i87
COMMON
BGA170
add 1k to VSS
Normal
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
J1
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
M6C
BGA170 COMMON
@memory.u_mem_sd_ddr5_x32(sym_6):page8_i89
C155
X6S
4V
0603
20%
COMMON
10uF
C723
1uF
6.3V
0402
10%
X6S
COMMON
C696
10uF
20%
COMMON
0603
4V
X6S
C137
0402
COMMON
1uF
10%
6.3V
X6S
C148
10uF
20%
0603
COMMON
4V
X6S
C115
1uF
6.3V
10%
X6S
0402
COMMON
FBVDD
FBVDD
GND
GND
FBVDD
GND GND
GND
GND
GND
FBVDD
FBVDD
BI
4,7
FBB_D[63..0]
IN
4
FBB_WCK45*
IN
4
FBB_WCK45
BI
4,7
FBB_EDC[7..0]
BI
4,7
FBB_DBI[7..0]
IN
4
FBB_WCK67*
IN
4
FBB_WCK67
IN
7
FBB_VREFC
IN
4
FBB_CLK1*
IN
4
FBB_CLK1
IN
4,7
FBB_CMD[31..0]
FBB_CLK1_CM
FBB_CMD16
FBB_CMD17
FBB_CMD18
FBB_CMD19
FBB_CMD20
FBB_CMD21
FBB_CMD22
FBB_CMD23
FBB_CMD24
FBB_CMD25
FBB_CMD26
FBB_CMD27
FBB_CMD28
FBB_CMD29
FBB_CMD30
FBB_CMD31
FBB_D32
FBB_D33
FBB_D34
FBB_D35
FBB_D36
FBB_D37
FBB_D38
FBB_D39
FBB_D40
FBB_D41
FBB_D42
FBB_D43
FBB_D44
FBB_D45
FBB_D46
FBB_D47
FBB_D48
FBB_D49
FBB_D50
FBB_D51
FBB_D52
FBB_D53
FBB_D54
FBB_D55
FBB_D56
FBB_D57
FBB_D58
FBB_D59
FBB_D60
FBB_D61
FBB_D62
FBB_D63
FBB_DBI0
FBB_DBI1
FBB_DBI2
FBB_DBI3
FBB_DBI4
FBB_DBI4
FBB_DBI5
FBB_DBI5
FBB_DBI6
FBB_DBI6
FBB_DBI7
FBB_DBI7
FBB_EDC0
FBB_EDC1
FBB_EDC2
FBB_EDC3
FBB_EDC4
FBB_EDC4
FBB_EDC5
FBB_EDC5
FBB_EDC6
FBB_EDC6
FBB_EDC7
FBB_EDC7
FBB_ZQ_2B
SNN_FBB_RFU7
SNN_FBB_RFU8
SNN_FBB_VREFD_3 SNN_FBB_VREFD_4
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
8 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBB[63:32]
Page8: MEMORY: FBB Partition 63..32
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
17
18
22
25
24
27
28
30
29
20
21
23
31
26
16
19
R860
0402
5 %
10k
COMMON
R870
0402
5 %
10k
COMMON
R859
0402
5 %
10k
COMMON
R873
0402
5 %
10k
COMMON
R802
DNI0402
1 %
60.4ohm R823 60.4ohm
DNI
1 %
0402
R790
0402
5 %
10k
COMMON
R824 60.4ohm
DNI0402
1 %
R825
5 %
0402
10k
COMMON
R792
DNI
60.4ohm
0402
1 %
4/23 FBC
Y32
Y31
Y30
Y29
Y28
Y27
Y26
Y25
E24
G21
B29
E30
E12
E17
D8
D5
E26
F20
E27
D29
F12
J18
C8
A5
C26
B26
D26
F26
G26
F24
H26
G24
E23
D21
E21
F23
E20
G20
D18
H20
G29
A27
B27
C27
G27
F27
J26
D27
C30
H30
A30
B30
G30
H29
F30
J29
E11
F11
G11
H11
F14
E14
H15
J15
H17
G17
E15
D15
H18
E18
G18
F18
E6
F6
A8
B8
B9
E9
C9
D9
C4
B3
A4
B4
B6
A6
D6
C6
L17
J24
H24
H23
G23
F29
E29
H27
J27
H14
G14
G12
H12
F9
G9
G8
F8
J21
H21
F15
G15
J23
J14
C24
A9
A17
D17
A18
B18
C18
C20
B20
A20
D20
A21
B21
C21
C23
B23
A23
D23
A24
B24
B17
C17
C15
B15
A15
D14
A14
B14
C14
C12
B12
A12
D11
A11
B11
C11
G1D
BGA2152
@digital.u_gpu_gb4_256(sym_4):page9_i2072
COMMON
GP106
UNUSED
GP104
FBD
5/23 FBD
Y9
Y39
Y38
Y37
Y36
Y35
Y34
Y33
M5
U6
H2
E3
AF4
AA9
AG2
AJ3
M9
U5
H3
D3
AD5
AA7
AG1
AJ1
L5
L4
L6
L7
P5
P4
R9
P6
U8
R6
R5
U4
V9
V6
V8
V7
H5
H4
F2
F1
J2
L8
J4
J5
C2
C3
D1
D2
F5
F3
E1
F4
AF3
AF2
AF8
AF7
AD6
AF6
AC6
AD7
AC4
AC5
AA5
AA6
Y4
V5
Y5
Y6
AG5
AJ6
AJ5
AJ4
AG7
AG6
AF9
AG4
AK7
AK9
AK6
AK5
AK3
AK2
AK4
AK8
V11
M8
M7
P7
P8
H6
H7
J7
J6
AC8
AC7
AD9
AD8
AG9
AG8
AJ7
AJ8
R7
R8
Y7
Y8
P9
AC9
J3
AD3
V4
U1
U2
U3
R3
R2
R1
R4
P1
P2
P3
M3
M2
M1
M4
L1
L2
L3
V1
V2
V3
Y3
Y2
Y1
AA4
AA1
AA2
AA3
AC3
AC2
AC1
AD4
AD1
AD2
G1E
BGA2152
@digital.u_gpu_gb4_256(sym_5):page9_i2073
COMMON
C789
0.1uF
0402
10%
16V
X7R
COMMON
C958
X7R
0402
10%
16V
0.1uF
COMMON
R826
0402
5 %
10k
COMMON
R789
0402
5 %
10k
COMMON
GND
GND
GND
FBVDD
FBVDD
GND
FBVDD
GND
GND
FBVDD
IN
10,11
FBC_EDC[7..0]
BI
10,11
FBC_DBI[7..0]
BI
10,11
FBC_D[63..0]
IN
4,4,4,9
OUT
11
FBC_CLK1*
OUT
11
FBC_CLK1
OUT
10
FBC_CLK0*
OUT
10
FBC_CLK0
OUT
10,11
FBC_CMD[31..0]
OUT
11
FBC_WCK67*
OUT
11
FBC_WCK67
OUT
11
FBC_WCK45*
OUT
11
FBC_WCK45
OUT
10
FBC_WCK23*
OUT
10
FBC_WCK23
OUT
10
FBC_WCK01*
OUT
10
FBC_WCK01
IN
12,13
FBD_EDC[7..0]
BI
12,13
FBD_DBI[7..0]
BI
12,13
FBD_D[63..0]
IN
4,4,4,9
1V8_FB_PLL
OUT
13
FBD_WCK67*
OUT
13
FBD_WCK67
OUT
13
FBD_WCK45*
OUT
13
FBD_WCK45
OUT
12
FBD_WCK23*
OUT
12
FBD_WCK23
OUT
12
FBD_WCK01*
OUT
12
FBD_WCK01
OUT
13
FBD_CLK1*
OUT
13
FBD_CLK1
OUT
12
FBD_CLK0*
OUT
12
FBD_CLK0
OUT
12,13
FBD_CMD[31..0]
1V8_FB_PLL
FBC_CMD0
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD17
FBC_CMD18
FBC_CMD18
FBC_CMD19
FBC_CMD1
FBC_CMD1
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_CMD27
FBC_CMD28
FBC_CMD29
FBC_CMD2
FBC_CMD2
FBC_CMD30
FBC_CMD31
FBC_CMD3
FBC_CMD4
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_D0
FBC_D10
FBC_D11
FBC_D12
FBC_D13
FBC_D14
FBC_D15
FBC_D16
FBC_D17
FBC_D18
FBC_D19
FBC_D1
FBC_D20
FBC_D21
FBC_D22
FBC_D23
FBC_D24
FBC_D25
FBC_D26
FBC_D27
FBC_D28
FBC_D29
FBC_D2
FBC_D30
FBC_D31
FBC_D32
FBC_D33
FBC_D34
FBC_D35
FBC_D36
FBC_D37
FBC_D38
FBC_D39
FBC_D3
FBC_D40
FBC_D41
FBC_D42
FBC_D43
FBC_D44
FBC_D45
FBC_D46
FBC_D47
FBC_D48
FBC_D49
FBC_D4
FBC_D50
FBC_D51
FBC_D52
FBC_D53
FBC_D54
FBC_D55
FBC_D56
FBC_D57
FBC_D58
FBC_D59
FBC_D5
FBC_D60
FBC_D61
FBC_D62
FBC_D63
FBC_D6
FBC_D7
FBC_D8
FBC_D9
FBC_DBI0
FBC_DBI1
FBC_DBI2
FBC_DBI3
FBC_DBI4
FBC_DBI5
FBC_DBI6
FBC_DBI7
FBC_DEBUG0
FBC_DEBUG1
FBC_EDC0
FBC_EDC1
FBC_EDC2
FBC_EDC3
FBC_EDC4
FBC_EDC5
FBC_EDC6
FBC_EDC7
FBD_CMD0
FBD_CMD10
FBD_CMD11
FBD_CMD12
FBD_CMD13
FBD_CMD14
FBD_CMD15
FBD_CMD16
FBD_CMD17
FBD_CMD17
FBD_CMD18
FBD_CMD18
FBD_CMD19
FBD_CMD1
FBD_CMD1
FBD_CMD20
FBD_CMD21
FBD_CMD22
FBD_CMD23
FBD_CMD24
FBD_CMD25
FBD_CMD26
FBD_CMD27
FBD_CMD28
FBD_CMD29
FBD_CMD2
FBD_CMD2
FBD_CMD30
FBD_CMD31
FBD_CMD3
FBD_CMD4
FBD_CMD5
FBD_CMD6
FBD_CMD7
FBD_CMD8
FBD_CMD9
FBD_D0
FBD_D10
FBD_D11
FBD_D12
FBD_D13
FBD_D14
FBD_D15
FBD_D16
FBD_D17
FBD_D18
FBD_D19
FBD_D1
FBD_D20
FBD_D21
FBD_D22
FBD_D23
FBD_D24
FBD_D25
FBD_D26
FBD_D27
FBD_D28
FBD_D29
FBD_D2
FBD_D30
FBD_D31
FBD_D32
FBD_D33
FBD_D34
FBD_D35
FBD_D36
FBD_D37
FBD_D38
FBD_D39
FBD_D3
FBD_D40
FBD_D41
FBD_D42
FBD_D43
FBD_D44
FBD_D45
FBD_D46
FBD_D47
FBD_D48
FBD_D49
FBD_D4
FBD_D50
FBD_D51
FBD_D52
FBD_D53
FBD_D54
FBD_D55
FBD_D56
FBD_D57
FBD_D58
FBD_D59
FBD_D5
FBD_D60
FBD_D61
FBD_D62
FBD_D63
FBD_D6
FBD_D7
FBD_D8
FBD_D9
FBD_DBI0
FBD_DBI1
FBD_DBI2
FBD_DBI3
FBD_DBI4
FBD_DBI5
FBD_DBI6
FBD_DBI7
FBD_DEBUG0
FBD_DEBUG1
FBD_EDC0
FBD_EDC1
FBD_EDC2
FBD_EDC3
FBD_EDC4
FBD_EDC5
FBD_EDC6
FBD_EDC7
SNN_FBC_CMD<32>
SNN_FBC_CMD<33>
SNN_FBC_DBG_RFU1
SNN_FBC_DBG_RFU2
SNN_FBC_WCKB01
SNN_FBC_WCKB01*
SNN_FBC_WCKB23
SNN_FBC_WCKB23*
SNN_FBC_WCKB45
SNN_FBC_WCKB45*
SNN_FBC_WCKB67
SNN_FBC_WCKB67*
SNN_FBD_CMD<32>
SNN_FBD_CMD<33>
SNN_FBD_DBG_RFU1
SNN_FBD_DBG_RFU2
SNN_FBD_WCKB01
SNN_FBD_WCKB01*
SNN_FBD_WCKB23
SNN_FBD_WCKB23*
SNN_FBD_WCKB45
SNN_FBD_WCKB45*
SNN_FBD_WCKB67
SNN_FBD_WCKB67*
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
9 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: GPU Partition C/D
Page9: MEMORY: GPU Partition C/D
CAS*
CKE*
CMD24
CMD25
CMD15
CMD16
CMD17
CMD18
CMD19
CMD11
CMD12
A2_BA0
A3_BA3
CMD20
CMD13
CMD26
CMD30
CMD27
CMD29
CMD21
CMD22
CMD23
WE*
A12_RFU
A0_A10
A5_BA1
CS*
ABI*
A2_BA0
A3_BA3
A1_A9
CMD14
CMD10
CMD3
CMD1
CMD2
CS*
A0_A10
CKE*
A4_BA2
A5_BA1
RST*
A1_A9
CAS*
RAS*
RAS*
RST*
CMD 0..31
CMD0
GDDR5 CMD Mapping
CMD31
A4_BA2
A6_A11
32..63
CMD28
A7_A8
WE*
CMD9
CMD8
CMD7
CMD6
CMD4
CMD5
A7_A8
A6_A11
ABI*
A12_RFU
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
C1004
0402
COMMON
X6S
10%
1uF
6.3V
R800
COMMON
0402
1 %
40.2ohm
C85
COMMON
0402
X7R
820pF
50V
10%
C1008
0402
10%
1uF
COMMON
X6S
6.3V
R803
1 %
COMMON0402
121ohm
C983
COMMON
0402
X7R
10%
16V
10nF
C999
0402
COMMON
10%
X6S
1uF
6.3V
R801
COMMON
0402
1 %
40.2ohm
C1010
0402
10%
X6S
COMMON
1uF
6.3V
C1016
COMMON
0402
X6S
10%
1uF
6.3V
C1014
1uF
COMMON
0402
X6S
10%
6.3V
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
H4
H5
H10
H11
K10
K11
K5
K4
J4
L12
G12
G3
L3
M3B
BGA170_MIRR COMMON
@memory.u_mem_sd_ddr5_x32(sym_5):page10_i95
add 1k to VDD
Mirrored
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
J1
M3C
BGA170_MIRR COMMON
@memory.u_mem_sd_ddr5_x32(sym_7):page10_i97
C81
0603
COMMON
10uF
20%
4V
X6S
C86
COMMON
6.3V
10%
0402
1uF
X6S
C1024
X6S
4V
10uF
COMMON
20%
0603
C79
1uF
6.3V
X6S
COMMON
10%
0402
C77
X6S
4V
10uF
COMMON
20%
0603
C84
6.3V
0402
10%
1uF
COMMON
X6S
C1023
0603
COMMON
10uF
20%
4V
X6S
C78
1uF
X6S
10%
6.3V
COMMON
0402
NC
NC
NC
NC
NC
NC
NC
NC
NC
x16x32
MIRRORED
NC
P5
P4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
V10
M3D
@memory.u_mem_sd_ddr5_x32(sym_2):page10_i11 BGA170_MIRR COMMON
C1022
X6S
4V
10uF
COMMON
20%
0603
C991
10%
1uF
COMMON
0402
X6S
6.3V
C990
X6S
4V
10uF
COMMON
20%
0603
C1025
X6S
0402
10%
1uF
6.3V
COMMON
C992
6.3V
1uF
10%
0402
X6S
COMMON
C1015
22uF
20%
X6S
0603W
COMMON
4V
C993
COMMON
10%
1uF
6.3V
X6S
0402
C88
X6S
0402
10%
COMMON
6.3V
1uF
C83
0603W
X6S
4V
COMMON
22uF
20%
C82
20%
X6S
0603W
COMMON
22uF
4V
C87
6.3V
1uF
10%
0402
COMMON
X6S
C996
20%
4V
COMMON
0603W
22uF
X6S
C1013
COMMON
10%
0402
X6S
1uF
6.3V
C1020
20%
4V
22uF
X6S
COMMON
0603W
1
2
3
Q10
6.5A
6.5A
1.4W
22mohm@10V / 22mohm@4.5V / 22mohm@2.5V
@discrete.q_fet_n_enh(sym_2):page10_i27
20V
8V
1G1D1S
SOT23_1G1D1S COMMON
NC
NC
NC
NC
NC
NC
NC
NC
GND
x32 x16
MIRRORED
NC
D5
D4
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
A10
M3A
@memory.u_mem_sd_ddr5_x32(sym_4):page10_i36 BGA170_MIRR COMMON
R48
COMMON
1.33k
0402
1 %
R47
COMMON
549ohm
1 %
0402
C1002
COMMON
0402
10%
X6S
1uF
6.3V
R49
931ohm
1 %
COMMON
0402
FBVDD
FBVDD
GND
GND
GND
FBVDD
GND
FBVDD
GND
GND
GND
GND
GND
FBVDD
FBVDD
FBVDD
BI
9,11
FBC_D[63..0]
IN
9
FBC_WCK01*
IN
9
FBC_WCK01
BI
9,11
FBC_EDC[7..0]
BI
9,11
FBC_DBI[7..0]
IN
9
FBC_WCK23*
IN
9
FBC_WCK23
IN
5,7,12,22
GPIO10_FBVREF_SEL
IN
9
FBC_CLK0*
IN
9
FBC_CLK0
IN
9,11
FBC_CMD[31..0]
OUT
11
FBC_VREFC
FBC_CLK0_RC
FBC_CMD0
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD1
FBC_CMD2
FBC_CMD3
FBC_CMD4
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_D0
FBC_D10
FBC_D11
FBC_D12
FBC_D13
FBC_D14
FBC_D15
FBC_D16
FBC_D17
FBC_D18
FBC_D19
FBC_D1
FBC_D20
FBC_D21
FBC_D22
FBC_D23
FBC_D24
FBC_D25
FBC_D26
FBC_D27
FBC_D28
FBC_D29
FBC_D2
FBC_D30
FBC_D31
FBC_D3
FBC_D4
FBC_D5
FBC_D6
FBC_D7
FBC_D8
FBC_D9
FBC_DBI0
FBC_DBI0
FBC_DBI1
FBC_DBI1
FBC_DBI2
FBC_DBI2
FBC_DBI3
FBC_DBI3
FBC_DBI4
FBC_DBI5
FBC_DBI6
FBC_DBI7
FBC_EDC0
FBC_EDC0
FBC_EDC1
FBC_EDC1
FBC_EDC2
FBC_EDC2
FBC_EDC3
FBC_EDC3
FBC_EDC4
FBC_EDC5
FBC_EDC6
FBC_EDC7
FBC_VREF_Q
FBC_ZQ_1_B
SNN_FBC_RFU_A5_3
SNN_FBC_RFU_V5_4
SNN_FBC_VREFD_1 SNN_FBC_VREFD_2
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
10 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBC[31:0]
Page10: MEMORY: FBC Partition 31..0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
1
2
6
9
8
11
12
14
13
4
5
7
15
10
0
3
R796
0402
1 %
COMMON
121ohm
C881
1uF
COMMON
0402
X6S
10%
6.3V
C886
0402
COMMON
10%
X6S
1uF
6.3V
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
K4
K5
K10
K11
H10
H11
H5
H4
J4
G12
L12
L3
G3
M4B
COMMON
BGA170
@memory.u_mem_sd_ddr5_x32(sym_5):page11_i87
R798
1 %
COMMON
0402
40.2ohm
add 1k to VSS
Normal
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
J1
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
M4C
BGA170 COMMON
@memory.u_mem_sd_ddr5_x32(sym_6):page11_i89
C816
X6S
4V
COMMON
20%
0603
10uF
C89
10%
X6S
0402
COMMON
6.3V
1uF
C94
20%
10uF
0603
COMMON
4V
X6S
C92
COMMON
X6S
0402
6.3V
10%
1uF
C97
10uF
0603
COMMON
20%
4V
X6S
C819
0402
COMMON
1uF
10%
6.3V
X6S
C820
X6S
4V
10uF
0603
20%
COMMON
C91
6.3V
1uF
COMMON
0402
X6S
10%
NC
x16
NORMAL
NC
NC
NC
NC
NC
NC
NC
x32
NC
GND
D5
D4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
A10
M4D
COMMON
BGA170
@memory.u_mem_sd_ddr5_x32(sym_1):page11_i9
C818
20%
10uF
0603
COMMON
4V
X6S
C942
6.3V
1uF
COMMON
0402
10%
X6S
C941
10uF
20%
0603
COMMON
4V
X6S
C99
X6S
10%
COMMON
0402
1uF
6.3V
C943
6.3V
1uF
COMMON
10%
0402
X6S
C95
COMMON
0603W
X6S
20%
4V
22uF
C893
4V
20%
X6S
0603W
COMMON
22uF
C940
1uF
10%
X6S
6.3V
0402
COMMON
C920
4V
20%
0603W
22uF
X6S
COMMON
C846
22uF
20%
X6S
0603W
COMMON
4V
NORMAL
x16
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
x32
P5
P4
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
V10
M4A
@memory.u_mem_sd_ddr5_x32(sym_3):page11_i41 BGA170 COMMON
C90
X6S
0402
10%
COMMON
1uF
6.3V
C98
6.3V
1uF
COMMON
0402
X6S
10%
C858
10%
0402
COMMON
X6S
1uF
6.3V
C96
20%
4V
COMMON
0603W
22uF
X6S
C862
COMMON
0402
10%
X6S
1uF
6.3V
C865
0402
COMMON
X6S
10%
1uF
6.3V
C93
0402
COMMON
820pF
50V
10%
X7R
C887
0402
10%
1uF
COMMON
X6S
6.3V
R799
0402
1 %
40.2ohm
COMMON
C861
COMMON
0402
X6S
10%
1uF
6.3V
C897
0402
10%
X6S
COMMON
1uF
6.3V
C953
X7R
0402
10%
16V
10nF
COMMON
FBVDD
FBVDD
GND
GND
FBVDD
GND GND
GND
GND
GND
FBVDD
FBVDD
BI
9,10
FBC_D[63..0]
IN
9
FBC_WCK45*
IN
9
FBC_WCK45
BI
9,10
FBC_EDC[7..0]
BI
9,10
FBC_DBI[7..0]
IN
9
FBC_WCK67*
IN
9
FBC_WCK67
IN
10
FBC_VREFC
IN
9
FBC_CLK1*
IN
9
FBC_CLK1
IN
9,10
FBC_CMD[31..0]
FBC_CLK1_CM
FBC_CMD16
FBC_CMD17
FBC_CMD18
FBC_CMD19
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_CMD27
FBC_CMD28
FBC_CMD29
FBC_CMD30
FBC_CMD31
FBC_D32
FBC_D33
FBC_D34
FBC_D35
FBC_D36
FBC_D37
FBC_D38
FBC_D39
FBC_D40
FBC_D41
FBC_D42
FBC_D43
FBC_D44
FBC_D45
FBC_D46
FBC_D47
FBC_D48
FBC_D49
FBC_D50
FBC_D51
FBC_D52
FBC_D53
FBC_D54
FBC_D55
FBC_D56
FBC_D57
FBC_D58
FBC_D59
FBC_D60
FBC_D61
FBC_D62
FBC_D63
FBC_DBI0
FBC_DBI1
FBC_DBI2
FBC_DBI3
FBC_DBI4
FBC_DBI4
FBC_DBI5
FBC_DBI5
FBC_DBI6
FBC_DBI6
FBC_DBI7
FBC_DBI7
FBC_EDC0
FBC_EDC1
FBC_EDC2
FBC_EDC3
FBC_EDC4
FBC_EDC4
FBC_EDC5
FBC_EDC5
FBC_EDC6
FBC_EDC6
FBC_EDC7
FBC_EDC7
FBC_ZQ_2B
SNN_FBC_RFU7
SNN_FBC_RFU8
SNN_FBC_VREFD_3 SNN_FBC_VREFD_4
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
11 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBC[63:32]
Page11: MEMORY: FBC Partition 63..32
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
17
18
22
25
24
27
28
30
29
20
21
23
31
26
16
19
C1073
22uF
4V
20%
X6S
0603W
COMMON
C1032
10%
0402
COMMON
1uF
6.3V
X6S
C59
1uF
6.3V
10%
X6S
COMMON
0402
C66
22uF
4V
20%
X6S
0603W
COMMON
C51
X6S
20%
4V
22uF
COMMON
0603W
C1044
6.3V
0402
COMMON
X6S
10%
1uF
C50
COMMON
4V
20%
0603W
22uF
X6S
1
2
3
Q8
@discrete.q_fet_n_enh(sym_2):page12_i26
6.5A
1.4W
22mohm@10V / 22mohm@4.5V / 22mohm@2.5V
6.5A
20V
8V
1G1D1S
COMMON
SOT23_1G1D1S
R34
COMMON
1.33k
0402
1 %
C61
X6S
22uF
0603W
4V
20%
COMMON
R32
COMMON
0402
549ohm
1 %
NC
NC
NC
NC
NC
NC
NC
NC
GND
x32 x16
MIRRORED
NC
D5
D4
D2
C2
F2
F4
E2
E4
B2
B4
A2
A4
D13
C13
F13
F11
E13
E11
B13
B11
A13
A11
A10
M2A
@memory.u_mem_sd_ddr5_x32(sym_4):page12_i35
COMMON
BGA170_MIRR
C1046
10%
0402
COMMON
X6S
1uF
6.3V
R31
COMMON
931ohm
1 %
0402
C1066
COMMON
0402
10%
X6S
1uF
6.3V
R862
40.2ohm
1 %
0402
COMMON
C71
10%
50V
820pF
COMMON
0402
X7R
C1059
0402
COMMON
X6S
10%
1uF
6.3V
R868 121ohm
COMMON
1 %
0402
C1050
COMMON
10nF
16V
10%
0402
X7R
C1043
COMMON
0402
X6S
10%
1uF
6.3V
C1068
0402
10%
1uF
COMMON
X6S
6.3V
C1034
0402
COMMON
10%
X6S
1uF
6.3V
R857
40.2ohm
1 %
0402
COMMON
C1054
0402
10%
X6S
COMMON
1uF
6.3V
C1036
1uF
COMMON
0402
X6S
10%
6.3V
J10
J13
J14
V5
A5
J11
J12
J3
J2
J5
H4
H5
H10
H11
K10
K11
K5
K4
J4
L12
G12
G3
L3
M2B
@memory.u_mem_sd_ddr5_x32(sym_5):page12_i95
BGA170_MIRR COMMON
add 1k to VDD
Mirrored
V3
V14
V12
V1
R4
R3
R14
R12
R11
R1
N3
N14
N12
N1
M5
M10
K2
K13
H2
H13
F5
F10
E3
E14
E12
E1
C4
C3
C14
C12
C11
C1
A3
A14
A12
A1
T5
T10
P10
L5
L10
K14
K1
H14
H1
G5
G10
D10
B5
B10
T3
T14
T12
T1
P3
P14
P12
P1
N5
N10
M3
M14
M12
M1
L2
L13
K3
K12
H3
H12
G2
G13
F3
F14
F12
F1
E5
E10
D3
D14
D12
D1
B3
B14
B12
B1
R5
R10
P11
L4
L14
L11
L1
G4
G14
G11
G1
D11
C5
C10
J1
M2C
@memory.u_mem_sd_ddr5_x32(sym_7):page12_i97
BGA170_MIRR COMMON
C1070
0603
COMMON
20%
10uF
4V
X6S
C69
1uF
0402
COMMON
X6S
10%
6.3V
C63
X6S
4V
20%
0603
COMMON
10uF
C73
10%
6.3V
COMMON
0402
1uF
X6S
C49
X6S
4V
0603
COMMON
20%
10uF
C75
X6S
0402
COMMON
6.3V
1uF
10%
C1038
X6S
4V
10uF
20%
COMMON
0603
C1056
0402
COMMON
6.3V
1uF
10%
X6S
NC
NC
NC
NC
NC
NC
NC
NC
NC
x16x32
MIRRORED
NC
P5
P4
P13
R13
M13
M11
N13
N11
T13
T11
V13
V11
P2
R2
M2
M4
N2
N4
T2
T4
V2
V4
V10
M2D
BGA170_MIRR COMMON
@memory.u_mem_sd_ddr5_x32(sym_2):page12_i10
C1062
20%
10uF
COMMON
0603
4V
X6S
C52
COMMON
X6S
0402
10%
1uF
6.3V
C1072
0603
COMMON
10uF
20%
4V
X6S
C1063
COMMON
10%
0402
1uF
6.3V
X6S
C1039
0402
COMMON
X6S
6.3V
1uF
10%
FBVDD
FBVDD
GND
GND
GND
GND
FBVDD
FBVDD
GND
GND
GND
GND
GND
FBVDD
FBVDD
FBVDD
BI
9,13
FBD_D[63..0]
IN
9
FBD_WCK01*
IN
9
FBD_WCK01
IN
5,7,10,22
GPIO10_FBVREF_SEL
BI
9,13
FBD_EDC[7..0]
BI
9,13
FBD_DBI[7..0]
IN
9
FBD_WCK23*
IN
9
FBD_WCK23
IN
9
FBD_CLK0*
IN
9
FBD_CLK0
IN
9,13
FBD_CMD[31..0]
OUT
13
FBD_VREFC
FBD_CLK0_RC
FBD_CMD0
FBD_CMD10
FBD_CMD11
FBD_CMD12
FBD_CMD13
FBD_CMD14
FBD_CMD15
FBD_CMD1
FBD_CMD2
FBD_CMD3
FBD_CMD4
FBD_CMD5
FBD_CMD6
FBD_CMD7
FBD_CMD8
FBD_CMD9
FBD_D0
FBD_D10
FBD_D11
FBD_D12
FBD_D13
FBD_D14
FBD_D15
FBD_D16
FBD_D17
FBD_D18
FBD_D19
FBD_D1
FBD_D20
FBD_D21
FBD_D22
FBD_D23
FBD_D24
FBD_D25
FBD_D26
FBD_D27
FBD_D28
FBD_D29
FBD_D2
FBD_D30
FBD_D31
FBD_D3
FBD_D4
FBD_D5
FBD_D6
FBD_D7
FBD_D8
FBD_D9
FBD_DBI0
FBD_DBI0
FBD_DBI1
FBD_DBI1
FBD_DBI2
FBD_DBI2
FBD_DBI3
FBD_DBI3
FBD_DBI4
FBD_DBI5
FBD_DBI6
FBD_DBI7
FBD_EDC0
FBD_EDC0
FBD_EDC1
FBD_EDC1
FBD_EDC2
FBD_EDC2
FBD_EDC3
FBD_EDC3
FBD_EDC4
FBD_EDC5
FBD_EDC6
FBD_EDC7
FBD_VREF_Q
FBD_ZQ_1_B
SNN_FBD_RFU_A5_3
SNN_FBD_RFU_V5_4
SNN_FBD_VREFD_1 SNN_FBD_VREFD_2
H
PAGE
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
DATE
2
3
4
5
FDBA
5
4
3
2
1
A B C D E F G H
C E
1
PAGE DETAIL
ASSEMBLY
NVIDIA CORPORATION
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G
BOM REV
PCB REV
NV_PN
SANTA CLARA, CA 95050, USA
12 OF 38
A
<ASSEMBLY_DESCRIPTION>
600-1G411-BASE-100
1G411-A01
29-MAR-2016
MEMORY: FBD[31:0]
Page12: MEMORY: FBD Partition 31..0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
1
2
6
9
8
11
12
14
13
4
5
7
15
10
0
3
Loading...
+ 27 hidden pages