5
Page
Description
NVIDIA CORPORATION
PAGE
NV_PN
SANTA CLARA, CA 95050, USA
2701 SAN TOMAS EXPRESSWAY
PCB REV
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
D
DATE
ASSEMBLY
PAGE DETAIL
1
EC
HGFEC
3
4
5
A B D F H
4
3
2
A B
Description
2
Page
G
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
1
TABLE OF CONTENTS
BOM REV
GP104 - 8GB GDDR5, 256b, 256Mx32
Tall DVI-D + DP + DP + DP/HDMI + DP
1
MEMORY: GPU Partition A/B
MEMORY: FBA[63:32]
PS: Dynamic Power Balance Logic
PS: Dynamic Power Balance Phases32
PCI Express3
MEMORY: FBB[31:0]
MEMORY: FBB[63:32]
MEMORY: GPU Partition C/D
MEMORY: FBC[31:0]
MEMORY: FBC[63:32]
Table of Contents
MEMORY: FBA[31:0]
GPU Decoupling
PS: Shutdown and Sequencing
PS: 12V Current Steering PSI Control and LED
GPU PWR and GND14
PG411 A01
PS: Inputs, Filtering, and Monitoring
MECH: Bracket/Thermal
MISC1; Fan, Thermal, JTAG, GPIO, Stereo
PS: NVVDD_OVR8
PS: Blank Page
PS: NVVDD Phase 1-4
PS: NVVDD Phase 5 & 6
PS: Blank Page
PS: NV3V3, NV12V
Block Diagram
30
28
36
13
IFPE DP
IFPEF DP
MIOA/B Interface and Frame Lock
MISC2: ROM, XTAL, Straps
5
<ASSEMBLY_DESCRIPTION>
PS: 5V, PEX_VDD
PS: 1V8, 1V8_AON
38
2
7
600-1G411-BASE-100
27
MEMORY: FBD[63:32]
16
IFPC HDMI 2.0/DP
IFPD DP
IFPAB DVI-D-DL
MEMORY: FBD[31:0]
15
17
18
19
20
23
22
21
24
25
12
11
10
9
4
6
8
29
26
37
34
31
33
35
PS: FBVDD
1G411-A01
A
1 OF 38
29-MAR-2016
Table of Contents