wolfson WM9712L User Manual

w

AC’97 Audio and Touchpanel CODEC

WM9712L

DESCRIPTION

The WM9712L is a highly integrated input / output device
designed for mobile computing and communications. The
device can connect directly to a 4-wire or 5-wire touchpanel,
mono or stereo microphones, stereo headphones and a
mono speaker, reducing total component count in the
system. Additionally, phone input and output pins are
provided for seamless integration with wireless
communication devices.

The WM9712L also offers up to four auxiliary ADC inputs
for analogue measurements such as temperature or light,
and five GPIO pins for interfacing to buttons or other digital
devices. To monitor the battery voltage in portable systems,
the WM9712L has two uncommitted comparator inputs.

All device functions are accessed and controlled through a
single AC-Link interface compliant with the AC’97 standard.
Additionally, the W M9712L can generate interrupts to
indicate pen down, pen up, availability of touchpanel data,
low battery, dead battery, and GPIO conditions.

The WM9712L operates at supply voltages from 1.8 to 3.6
Volts. Each section of the chip can be powered down under
software control to save power. The device is available in a
small leadless 7x7mm QFN package, ideal for use in hand­held portable systems.

BLOCK DIAGRAM

FEATURES

• AC’97 Rev 2.2 compatible stereo codec

- DAC SNR 94dB, THD –87dB

- ADC SNR 92dB, THD –87dB

- Variable Rate Audio, supports all WinCE sample rates

- Tone Control, Bass Boost and 3D Enhancement

• On-chip 45mW headphone driver

• On-chip 400mW mono speaker driver

• Stereo, mono or differential microphone input

- Automatic Level Control (ALC)

• Auxiliary mono DAC (ring tone or DC level generation)

• Seamless interface to wireless chipset

• Resistive touchpanel interface

- Supports 4-wire and 5-wire panels

- 12-bit resolution, INL ±2 LSBs (<0.5 pixels)

- X, Y and touch-pressure (Z) measurement

- Pen-down detection supported in Sleep Mode

• Up to 5 GPIO pins

• 2 comparator inputs for battery monitoring

• Up to 4 auxiliary ADC inputs

• 1.8V to 3.6V supplies

• 7x7mm QFN

APPLICATIONS

• Personal Digital Assistants (PDA)

• Smartphones

• Handheld and Tablet Computers

WOLFSON MICROELECTRONICS plc

To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/

Production Data, August 2006, Rev 4.5

Copyright ©2006 Wolfson Microelectronics plc.

WM9712L Production Data

TABLE OF CONTENTS

DESCRIPTION .......................................................................................................1

FEATURES.............................................................................................................1

APPLICATIONS .....................................................................................................1

BLOCK DIAGRAM................................ .... .... ........................ .... .... .... .... .... .... .... ... ..1

TABLE OF CONTENTS.........................................................................................2

PIN CONFIGURATION.................. .... .... .... .... .... .... .... ........................ .... .... .... .... .... .4

ORDERING INFORMATION............................. .... .... ........................ .... .... .... ... .... ..4

PIN DESCRIPTION ................... .... .... .... .... .... .... .... .... .... .... .... .... .... .... .... .................5

ABSOLUTE MAXIMUM RATINGS.........................................................................6

RECOMMENDED OPERATING CONDITIONS ........................ .... .... .... .... ... .... .... ..6

ELECTRICAL CHARACTERISTICS ......................................................................7

AUDIO OUTPUTS.......................................................................................................... 7

AUDIO INPUTS.............................................................................................................. 8

AUXILIARY MONO DAC (AUXDAC).............................................................................. 8

TOUCHPANEL AND AUXILIARY ADC .......................................................................... 9

COMPARATORS........................................................................................................... 9

REFERENCE VOLTAGES ........................................................................................... 10

DIGITAL INTERFACE CHARACTERISTICS................................................................ 10

HEADPHONE / SPEAKER OUTPUT THD VERSUS POWER..................................... 11

POWER CONSUMPTION............................................................................................ 12

DEVICE DESCRIPTION.......................................................................................13

INTRODUCTION.......................................................................................................... 13

AUDIO PATHS OVERVIEW......................................................................................... 14

AUDIO INPUTS....................................................................................................15

LINE INPUT ................................................................................................................. 15

MICROPHONE INPUT................................................................................................. 15

PHONE INPUT............................................................................................................. 17

PCBEEP INPUT........................................................................................................... 18

AUDIO ADC..........................................................................................................19

RECORD SELECTOR ................................................................................................. 20

RECORD GAIN............................................................................................................ 21

AUTOMATIC LEVEL CONTROL.................................................................................. 22

AUDIO DACS .......................................................................................................25

STEREO DAC.............................................................................................................. 25

AUXILIARY DAC.......................................................................................................... 28

ANALOGUE AUDIO OUTPUTS...........................................................................29

HEADPHONE OUTPUTS – HPOUTL AND HPOUTR.................................................. 29

EAR SPEAKER OUTPUT – OUT3 ............................................................................... 30

LOUDSPEAKER OUTPUTS – LOUT2 AND ROUT2.................................................... 31

PHONE OUTPUT (MONOOUT)................................................................................... 32

THERMAL SENSOR .................................................................................................... 32

JACK INSERTION AND AUTO-SWITCHING............................................................... 33

DIGITAL AUDIO (SPDIF) OUTPUT ............................................................................. 34

AUDIO MIXERS........................................................................................................... 35

VARIABLE RATE AUDIO / SAMPLE RATE CONVERSION ...............................37

TOUCHPANEL INTERFACE .. .... .... ... .... .... .... .... .... .... .... .... .... ........................ ... ....38

PRINCIPLE OF OPERATION - FOUR-WIRE TOUCHPANEL ..................................... 38

w

PD Rev 4.5 August 2006

2

Production Data WM9712L

PRINCIPLE OF OPERATION - FIVE-WIRE TOUCHPANEL........................................ 40

CONTROLLING THE TOUCHPANEL DIGITISER ....................................................... 42

AUXILIARY ADC INPUTS....................................................................................47

BATTERY MEASUREMENT USING THE BMON/AUX3 PIN ....................................... 47

BATTERY ALARM AND ANALOGUE COMPARATORS ....................................48

GPIO AND INTERRUPT CONTROL....................................................................51

AC97 DATA AND CONTROL INTERFACE .........................................................58

INTERFACE PROTOCOL............................................................................................ 58

INTERFACE TIMING ................................................................................................... 59

REGISTER MAP...................................................................................................62

REGISTER BITS BY ADDRESS .................................................................................. 63

APPLICATIONS INFORMATION.........................................................................71

RECOMMENDED EXTERNAL COMPONENTS........................................................... 71

RECOMMENDED COMPONENTS VALUES ............................................................... 72

LINE OUTPUT ............................................................................................................. 72

AC-COUPLED HEADPHONE OUTPUT....................................................................... 73

DC COUPLED (CAPLESS) HEADPHONE OUTPUT ................................................... 73

BTL LOUDSPEAKER OUTPUT ................................................................................... 74

COMBINED HEADSET / BTL EAR SPEAKER............................................................. 74

COMBINED HEADSET / SINGLE-ENDED EAR SPEAKER......................................... 74

JACK INSERT DETECTION ........................................................................................ 75

HOOKSWITCH DETECTION....................................................................................... 75

PACKAGE DRAWING..........................................................................................76

IMPORTANT NOTICE..........................................................................................77

ADDRESS:................................................................................................................... 77

w

PD Rev 4.5 August 2006

3

WM9712L Production Data

PIN CONFIGURATION

47 46 4548 44 43 42 41 40 39 38 37

XTLIN

XTLOUT

DGND1

SDATAOUT

BITCLK
DGND2

SDATAIN

DCVDD

SYNC

RESETB

WIPER / AUX4

1
2
3
4
5
6
7
8

9
10
11
12

14 15 1613 17 18 19 20 21 22 23 24

WM9712L

QFN

36

ROUT2DBVDD
LOUT2

35

SPKGND

34
33

MONOOUT

32

CAP2

31

BMON / AUX3

30

COMP2 / AUX2

29

COMP1 / AUX1

28

MICBIAS

27

VREF

26

AGND

25

AVDD

ORDERING INFORMATION

DEVICE TEMP. RANGE PACKAGE

WM9712LGEFL/V -25 to +85oC

WM9712LGEFL/RV -25 to +85oC

48-lead QFN

(Pb-free)

48-lead QFN

(pb-free, tape and reel)

Note:

Reel quantity = 2,200

MOISTURE LEVEL

SENSITIVITY

MSL3

MSL3

PEAK SOLDERING

TEMP

260oC

260oC

w

PD Rev 4.5 August 2006

4

Production Data WM9712L

PIN DESCRIPTION

PIN NAME TYPE DESCRIPTION

1 DBVDD Supply

2 XTLIN Digital Input

3 XTLOUT Digital Output

4 DGND1 Supply

5 SDATAOUT Digital Input

6 BITCLK Digital Output

7 DGND2 Supply

8 SDATAIN Digital Output

9 DCVDD Supply Digital Core Supply

10 SYNC Digital Input

11 RESETB Digital Input

12 WIPER / AUX4 Analogue Input

13 TPVDD Supply Touchpanel Driver Supply

14 X+/BR Analogue Input

15 Y+/TR Analogue Input

16 X-/TL Analogue Input

17 Y-/BL Analogue Input

18 TPGND Supply

19 PCBEEP Analogue Input

20 PHONE Analogue Input

21 MIC1 Analogue Input

22 MIC2 Analogue Input

23 LINEINL Analogue Input

24 LINEINR Analogue Input

25 AVDD Supply

26 AGND Supply

27 VREF Analogue Output

28 MICBIAS Analogue Output

29 COMP1 / AUX1 Analogue Input

30 COMP2 / AUX2 Analogue Input

31 BMON / AUX3 Analogue Input

32 CAP2 Analogue In / Out

33 MONOOUT Analogue Output

34 SPKGND Supply

35 LOUT2 Analogue Output

36 ROUT2 Analogue Output

37 OUT3 Analogue Output

38 SPKVDD Supply

39 HPOUTL Analogue Output

40 HPGND Supply

41 HPOUTR Analogue Output

42 AGND2 Supply

43 HPVDD Supply

44 GPIO1 Digital In / Out

45 GPIO2 / IRQ Digital In / Out

46 GPIO3 / PENDOWN Digital In / Out

47 GPIO4 / ADA / MASK Digital In / Out

48 GPIO5 / SPDIF_OUT Digital In / Out

Note: It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.

Digital I/O Buffer Supply

Clock Crystal Connection 1 / External Clock Input

Clock Crystal Connection 2

Digital Ground (return path for both DCVDD and DBVDD)

Serial Data Output from Controller / Input to WM9712L

Serial Interface Clock Output to Controller

Digital Ground (return path for both DCVDD and DBVDD)

Serial Data Input to Controller / Output from WM9712L

Serial Interface Synchronisation Pulse from Controller

Reset (asynchronous, active Low, resets all registers to their default)

Top Sheet Connection for 5-wire Touchpanels / Auxiliary ADC Input

Touchpanel Connection: X+ (Right) for 4-wire / bottom right for 5-wire

Touchpanel Connection: Y+ (Top) for 4-wire / top right for 5-wire

Touchpanel Connection: X- (Left) for 4-wire / top left for 5-wire

Touchpanel Connection: Y- (Bottom) for 4-wire / bottom left for 5-wire

Touchpanel Driver Ground

Line Input to analogue audio mixers, typically used for beeps

Phone Input (RX)

Left Microphone or Microphone 1 Input

Right Microphone or Microphone 2 Input

Left Line Input

Right Line Input

Analogue Supply (feeds audio DACs, ADCs, PGAs, mic boost,
mixers)

Analogue Ground

Internal Reference Voltage (buffered CAP2)
Bias Voltage for Microphones (buffered CAP2 × 1.8)

Comparator 1 (dead battery alarm) / Auxiliary ADC Input 1

Comparator 2 (low battery alarm) / Auxiliary ADC Input 2

Battery Monitor Input / Auxiliary ADC Input 3

Internal Reference Voltage (normally AVDD/2, if not overdriven)

Mono Output, intended for Phone TX signal

Speaker Ground (feeds output buffers on pins 35 and 36)

Left Output 2 (Speaker, Line or Headphone)

Right Output 2 (Speaker, Line or Headphone)

Analogue Output 3 (from AUXDAC or headphone pseudo-ground)

Speaker Supply (feeds output buffers on pins 35 and 36)

Headphone Left Output

Headphone Ground (feeds output buffers on pins 37, 39, 41)

Headphone Right Output

Analogue Ground, Chip Substrate

Headphone Supply (feeds output buffers on pins 37, 39, 41)

GPIO Pin 1

GPIO Pin 2 or IRQ (Interrupt Request) Output

GPIO Pin 3 or Pen Down Output

GPIO Pin 4 or ADA (ADC Data Available) Output or Mask input (On
reset, pin level configures device power up status. See Applications
section for external components configuration)

GPIO Pin 5 or SPDIF Digital Audio Output

w

PD Rev 4.5 August 2006

5

WM9712L Production Data

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at
or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified.

ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

Digital supply voltages (DCVDD, DBVDD)

Analogue supply voltages (AVDD, HPVDD, SPKVDD, TPVDD)

Touchpanel supply voltage (TPVDD)

Voltage range digital inputs

Voltage range analogue inputs

Voltage range touchpanel Inputs X+, X-, Y+ and Y-

Voltage range touchpanel Inputs X+, X-, Y+ and Y-

Voltage range, BMON/AUX3 (pin31)

Operating temperature range, TA

of this device.

CONDITION

MIN MAX

-0.3V +3.63V

-0.3V +3.63V

AVDD -0.3V AVDD +0.3V

DGND

-0.3V DBVDD +0.3V

AGND

-0.3V AVDD +0.3V

TPVDD +0.3V

AVDD +0.3V

+5V

o

-25

C +85oC

RECOMMENDED OPERATING CONDITIONS

PARAMETER

Digital input/output buffer
supply range

Digital core supply range

Analogue supply range

Digital ground

Analogue ground

Difference AGND to DGND

Notes:

1. AVDD, DCVDD and DBVDD can all be different

2. Digital supplies (DCVDD, DBVDD) must not exceed analogue supplies (AVDD, HPVDD, SPKVDD, TPVDD) by more
than 0.3V

3. AGND is normally the same as DGND

SYMBOL

DBVDD Notes 1, 2 1.8 3.6 or

DCVDD Notes 1, 2 1.8 3.6 or

AVDD, HPVDD,

SPKVDD, TPVDD

DCGND, DBGND 0

AGND, HPGND,

SPKGND, TPGND

Note 3 -0.3 0 +0.3 V

TEST CONDITIONS

1.8 3.6 V

0

MIN TYP MAX UNIT

AVDD+0.3

AVDD+0.3

PD Rev 4.5 August 2006

w

V

V

V
V

6

Production Data WM9712L

ELECTRICAL CHARACTERISTICS

AUDIO OUTPUTS

Test Conditions

DBVDD=3.3V, DCVDD = 3.3V, AVDD=HPVDD=SPKVDD =3.3V, T
otherwise stated.

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

DAC to Line-Out (HPOUTL/R or MONOOUT with 10kΩ / 50pF load)

Full-scale output

Signal to Noise Ratio

(A-weighted)

Total Harmonic Distortion THD -3dB output -87 -80 dB

Power Supply Rejection

Speaker Output (LOUT2/ROUT2 with 8Ω bridge tied load, INV=1)

Output Power

Output Power at 1% THD

Abs. Max Output Power POmax 500 mW

Total Harmonic Distortion

Signal to Noise Ratio

(A-weighted)

Headphone Output (HPOUTL/R, OUT3 or LOUT2/ROUT2 with 16Ω or 32Ω load)

Output Power per channel

Total Harmonic Distortion THD

Signal to Noise Ratio

(A-weighted)

Note:

1. All THD values are valid for the output power level quoted above – for example, at HPVDD=3.3V and R
–76dB when output power is 10mW. Higher output power is possible, but will result in a deterioration in THD.

AVDD = 3.3V, PGA gains

SNR 85 94 dB

PSRR 100mV, 20Hz to 20kHz

P

Output power is very closely correlated with THD; see below.

O

P

400 mW

O

THD P

SNR 90 100 dB

P

O

SNR 90 95 dB

set to 0dB

signal on AVDD

=200mW -66

O

Output power is very closely correlated with THD; see below.

PO=10mW, RL=16Ω -76

PO=10mW, RL=32Ω -73

PO=20mW, RL=16Ω -75 -70

P

=20mW, RL=32Ω -78

O

= +25oC, 1kHz signal, fs = 48kHz, 18-bit audio data unless

A

1 V rms

50 dB

dB

0.05

=16Ω, THD is

L

%

dB

w

PD Rev 4.5 August 2006

7

WM9712L Production Data

AUDIO INPUTS

Test Conditions

DBVDD=3.3V, DCVDD = 3.3V, AVDD = 3.3V, T

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

LINEINL/R, MICL/R and PHONE pins

Full Scale Input Signal Level

(for ADC 0dB Input at 0dB Gain)

Input Resistance

Input Capacitance

Line input to ADC (LINEINL, LINEINR, PHONE)

Signal to Noise Ratio

(A-weighted)

Total Harmonic Distortion

Power Supply Rejection

Microphone input to ADC (MIC1/2 pins)

Signal to Noise Ratio

(A-weighted)

Total Harmonic Distortion

Power Supply Rejection Ratio

Common Mode Rejection Ratio

V

INFS

R

SNR 85 92 dB

THD -6dBFs -87 -80 dB

PSRR 20Hz to 20kHz 50 dB

SNR 20dB boost enabled 80 dB

THD 20dB boost enabled -80 dB

PSRR 50 dB

CMRR Differential mic mode TBD dB

AUXILIARY MONO DAC (AUXDAC)

Test Conditions

AVDD = 3.3V, T

Resolution

Full scale output voltage

Signal to Noise Ratio

(A-weighted)

Total Harmonic Distortion

= +25oC, unless otherwise stated.

A

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

SNR 65 70 dB

THD -62 -50 dB

= +25oC, 1kHz signal, fs = 48kHz, 18-bit audio data unless otherwise stated.

A

IN

5 pF

12 bits

AVDD=3.3V 1 Vrms

AVDD = 3.3V 1.0

AVDD = 1.8V 0.545

differential input mode

(MS = 01)

0dB PGA gain 34

12dB PGA gain 10 16 22

half of the value listed above

V rms

kΩ

w

PD Rev 4.5 August 2006

8

Production Data WM9712L

TOUCHPANEL AND AUXILIARY ADC

Test Conditions

DBVDD=3.3V, DCVDD = 3.3V, AVDD = TPVDD = 3.3V, T

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

Input Pins X+, X-, Y+, Y-, WIPER/AUX4, COMP1/AUX1, COMP2/AUX2 and BMON/AUX3

Input Voltage

Input leakage current

ADC Resolution

Differential Non-Linearity Error DNL

Integral Non-Linearity Error INL

Offset Error

Gain Error

Power Supply Rejection PSRR

Throughput Rate

Settling Time (programmable)

Conversion Time

Switch matrix resistance

Programmable Pull-up resistor RPU

Pen down detector threshold

Pressure measurement current IP

BMON/AUX3 (pin 31 only)

Input Range

Scaling

Note:

1. Current only flows into pin 31 during a measurement. At all other times, BMON/AUX3 is effectively an open circuit.

during measurement 30 Input Resistance (Note 1)

AUX pin not selected as

MCLK = 24.576MHz 0 6 ms

Note: touch pressure

measurements require

= +25oC, MCLK = 24.576 MHz, unless otherwise stated.

A

AGND AVDD V

AUX ADC input

12 bits
±0.25 ±1 LSB
±2 LSB
±4 LSB
±6 LSB

50 dB

DEL = 1111

(zero settling time)

two conversions

12 Ω

RPU = 000001 55 63 70 kΩ

VDD/2 V

PIL = 1 400

PIL = 0 200

AVDD = 3.3V AGND 5 V

AVDD = 1.8V AGND 3.3 V

-3% 1/3 +3%

average over time 30 /

<10 nA

48 kHz

20.8 µs

duty cycle

µA

kΩ

COMPARATORS

Test Conditions

AVDD = 3.3V, T

COMP1/AUX1 and COMP2/AUX2 (pins 29, 30)

Input Voltage

Input leakage current

Comparator Input Offset

(COMP1, COMP2 only)

COMP2 delay (COMP2 only)

= +25oC, unless otherwise stated.

A

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

w

AGND AVDD V

pin not selected as AUX

ADC input

24.576MHz crystal 0 10.9 s

<10 nA

-50 +50 mV

PD Rev 4.5 August 2006

9

WM9712L Production Data

REFERENCE VOLTAGES

Test Conditions

DBVDD=3.3V, DCVDD = 3.3V, AVDD = 3.3V, T

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

Audio ADCs, DACs, Mixers

Reference Input/Output CAP2 pin

Buffered Reference Output VREF pin

Microphone Bias

Bias Voltage

Bias Current Source

Output Noise Voltage

V

MICBIA S

I

MICBIAS

Vn 1K to 20kHz 15 nV/√Hz

DIGITAL INTERFACE CHARACTERISTICS

Test Conditions

DBVDD = 3.3V, DCVDD = 3.3V, T

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT

Digital Logic Levels (all digital input or output pins) – CMOS Levels

Input HIGH level

Input LOW level

Output HIGH level

Output LOW level

Clock Frequency

Master clock (XTLIN pin)

AC’97 bit clock (BIT_CLK pin)

AC’97 sync pulse (SYNC pin)

Note:

1. All audio and non-audio sample rates and other timing scales proportionately with the master clock.

2. For signal timing on the AC-Link, please refer to the AC’97 specification (Revision 2.2)

= +25oC, unless otherwise stated.

A

V

V

V

OH

V

OL

= +25oC, 1kHz signal, fs = 48kHz, 18-bit audio data unless otherwise stated.

A

1.6 1.65 1.7 V

1.6 1.65 1.7 V

2.88 2.97 3.06 V

3 mA

DBVDD×0.7 V

IH

DBVDD×0.3 V

IL

source current = 2mA DBVDD×0.9
sink current = 2mA DBVDD×0.1

24.576 MHz

12.288 MHz

48 kHz

w

PD Rev 4.5 August 2006

10

Production Data WM9712L

HEADPHONE / SPEAKER OUTPUT THD VERSUS POWER

-20

Headphone Power vs THD+N (32Ohm l oad)

-40

-60

THD+N (dB)

-80

-100

0 5 10 15 20 25 30

-20

Headphone Power vs THD+N (16Ohm l oad)

Power (mW)

-40

-60

THD+N (dB)

-80

-100

0 102030405060

Power (mW)

w

PD Rev 4.5 August 2006

11

WM9712L Production Data

(mA)

)

)

(mW)

g

g

POWER CONSUMPTI O N

The power consumption of the WM9712L depends on the following factors.

• Supply voltages: Reducing the supply voltages also reduces digital supply currents, and therefore results in significant
power savings especially in the digital sections of the WM9712L.

• Operating mode: Significant power savings can be achieved by always disabling parts of the WM9712L that are not
used (e.g. audio ADC, DAC, touchpanel digitiser).

Mode Description 26h 14:8 24h 15:0 Other Settings Total Power

OFF (lowest possible power) 1111111 0111111111111111 58h, SVD = 1 3.3 0.0005 3.3 0 3.3 0 0.00165
Clocks stopped 2.5 0.0004 2.5 0 2.5 0 0.001

LPS (Low Power Standby) 1111111 0111111111111111 3.3 0.005 3.3 0 3.3 0 0.0165
VREF maintained usin

Standby Mode (ready to playback) 1110111 0111111111111111 3.3 0.56 3.3 0 3.3 0 1.848
VREF maintained using 50kOhm string 2.5 0.37 2.5 0 2.5 0 0.925

"Idle" Mode 1100111 0111111111111111 3.3 1.1 3.3 0 3.3 0 3.63
VREF maintained using 50kOhm string 2.5 0.76 2.5 0 2.5 0 1. 9
use LPS mode instead, if possible 1.8 0.508 1.8 0 1.8 0 0.9144
Touchpanel only (waiting for pen-down) 1101111 0111111111111111 76h = 0C00h 3.3 0.05 3.3 1.301 3.3 3.26 15.2163
AC-Link running 78h = 0001h 2.5 0.02 2.5 0.883 2.5 2.1 7.5075

Touchpanel only (continuous conversion) 1001111 0111111111111111 76h = 0C00h 3.3 0.08 3.3 5.85 3.3 2.67 28.38

93.75 points per second 78h = C001h 2.5 0.04 2.5 3.922 2.5 2.1 15.155

Phone Call - using headphone / ear speaker 0110011 0111100010101100 0Eh, bit 7 = 1 3.3 2.36 3.3 0 3.3 0 7.788
HPOUTL, HPOUTR and OUT3 active (mic gain boost) 2.5 1.838 2.5 0 2.5 0 4.595
AC-Link stopped 1.8 1.218 1.8 0 1.8 0 2.1924
Phone Call - using loudspeaker 1110011 0111101100110100 0Eh, bit 7 = 1 3.3 2.385 3.3 0 3.3 0 7.8705
AC-Link stopped (mic gain boost) 2.5 1.837 2.5 0 2.5 0 4.5925

Record from mono microphone 1000110 0110101111111111 0Eh, bit 7 = 1 3.3 3.27 3.3 11.21 3.3 2.6 56.364
with MICBIAS (mic gain boost) 2.5 2.66 2.5 7.78 2.5 2.13 31.425
all analogue outputs disabled 1.8 1.838 1.8 5.21 1.8 1.41 15.2244
Record phone call 0000000 0000000010001000 0Eh, bit 7 = 1 3.3 9.461 3.3 12.22 3.3 2.62 80.1933
both sides mixed to mono (mic gain boost) 2.5 7.46 2.5 8.552 2.5 2.1 45.28
call using headphone / ear speaker 1.8 5.318 1.8 5. 799 1.8 1.48 22.6746
DAC Playback - using loudspeaker 1000001 0001111101110111 3.3 3.45 3.3 9.884 3.3 2.6 52.5822

DAC Playback - using headphone 0000001 0001110011101111 3.3 3.62 3.3 9.8 3.3 2.6 52.866

DAC Playback - to Line-out 0000001 0001110011110111 3.3 3.62 3.3 9.8 3.3 2.6 52.866

Maximum Power (everything on) 0000000 0000000000000000 0Eh, bit 7 = 1 3.3 9.593 3.3 12.26 3.3 2.62 80.7609

1MOhm strin

(mic gain boost) 2.5 7.37 2.5 8.563 2.5 2.12 45.1325

Table 1 Supply Current Consumption

AVDD DCVDD DBVDD

VI

1.8 0.0003 1.8 0 1.8 0 0.00054

2.5 0.004 2.5 0 2.5 0 0.01

1.8 0.003 1.8 0 1.8 0 0.0054

1.8 0.241 1.8 0 1.8 0 0.4338

1.8 0.009 1.8 0.571 1.8 1.41 3.582

1.8 0.027 1.8 2.87 1.8 1.41 7.7526

1.8 1.218 1.8 0 1.8 0 2.1924

2.5 2.549 2.5 6. 755 2.5 2.1 28.51

1.8 1.738 1.8 4. 606 1.8 1.41 13.9572

2.5 2.71 2.5 6.78 2.5 2.1 28.975

1.8 1.748 1.8 4. 606 1.8 1.47 14.0832

2.5 2.71 2.5 6.78 2.5 2.1 28.975

1.8 1.748 1.8 4. 606 1.8 1.41 13.9752

1.8 5.388 1.8 5.8 1.8 1.48 22.8024

VI (mA

VI (mA

Notes:

1. All figures are at T

= +25oC, audio sample rate fs = 48kHz, with zero signal (quiescent).

A

2. The power dissipated in the headphone, speaker and touchpanel is not included in the above table.

w

PD Rev 4.5 August 2006

12

Production Data WM9712L

DEVICE DESCRIPTION

INTRODUCTION

The WM9712L is designed to meet the mixed-signal requirements of portable and wireless computer

systems. It includes audio recording and playback, touchpanel digitisation, battery monitoring,

auxiliary ADC and GPIO functions, all controlled through a single 5-wire AC-Link interface.

SOFTWARE SUPPORT

The basic audio features of the WM9712L are software compatible with standard AC’97 device

drivers. However, to better support the touchpanel and other additional functions, Wolfson

Microelectronics supplies custom device drivers for selected CPUs and operating systems. Please

contact your local Wolfson Sales Office for more information.

AC’97 COMPATIBILITY

The WM9712L uses an AC’97 interface to communicate with a microprocessor or controller. The
audio and GPIO functions are largely compliant with AC’97 Revision 2.2. The following differences

from the AC’97 standard are noted:

• Pinout: The function of some pins has been changed to support device specific features.

The PHONE and PCBEEP pins have been moved to different locations on the device
package.

• Package: The package for the WM9712L is a 7×7mm leadless QFN package.

• Audio mixing: The WM9712L handles all the audio functions of a smartphone, including

audio playback, voice recording, phone calls, phone call recording, ring tones, as well as
simultaneous use of these features. The AC’97 mixer architecture does not fully support
this. The WM9712L therefore uses a modified AC’97 mixer architecture with three
separate mixers.

• Tone Control, Bass Boost and 3D Enhancement: These functions are implemented in

the digital domain and therefore affect only signals being played through the audio
DACs, not all output signals as stipulated in AC’97.

Some other functions are additional to AC’97:

• On-chip BTL loudspeaker driver

• On-chip BTL driver for ear speaker (phone receiver)

• Auxiliary mono DAC for ring tones, system alerts etc.

• Touchpanel controller

• Auxiliary ADC Inputs

• 2 Analogue Comparators for Battery Alarm

• Programmable Filter Characteristics for Tone Control and 3D Enhancement

w

PD Rev 4.5 August 2006

13

WM9712L Production Data

AUDIO PATHS OVERVIEW

L

LINEINL

Pin 23

PCBEEP

Pin 19

PHONE

Pin 20

MIC1
Pin 21

R

LINEINR

Pin 24

MIC2
Pin 22

ADC Left

AC Link

00000 = +12dB

11111 = -34.5dB

00000 = +12dB

11111 = -34.5dB

20h:7

(Loopback)

1

0

10h:12-8

LINEL PGA

0Ch:0-4

PHONE PGA

0Eh:12-8

00000 = +12dB

11111 = -34.5dB

MICL PGA

OEh:6-5 (MS)

Note: MS bits
also affect
sidetone path

(1Ah[10:8] = 000) & (MS = 01)

(1Ah[10:8] = 000) & (M S = 00 or 11)

(1Ah[10:8] = 000) & (MS = 10)

(Loopback)

ADC Right

AC Link

10h:5-0

00000 = +12dB

11111 = -34.5dB

LINER PGA

5Ch:8 (DS)

Note: MS bits
also affect
sidetone path

(1Ah[2:0] = 000) & (MS = 01)

(1Ah[2:0] = 000) & (MS = 10 or 11)

(1Ah[2:0] = 000) & (MS = 00)

Tone and 3D

08h / 22h /

20h:13 (3DE)

20h:7

1

0

Slot 3

1Ah[10:8] = 110

1Ah[10:8] = 101

1Ah[10:8] = 111

1Ah[10:8] = 100

1Ah[10:8] = 011

1Ah[2:0] = 110

1Ah[2:0] = 101

1Ah[2:0] = 111

1Ah[2:0] = 100

1Ah[2:0] = 011

Slot 4

Tone and 3D

08h / 22h /

20h:13 (3DE)

MS = 10 or 11

Left Channel

18 Bit DAC

to SPKR MIXER

Gain Ranges:
1Ch:13 (GRL=0)
1Ch:11:8
0000 = 0db
1111 = +22.5dB

1Ch:6 (GRL=1)
1Ch:13-8

1Ah:

11111 = +30dB

10-8

00000 = -17.25dB

MS = 01

0Eh:6-5

(MS)

Note: MS bits also
affect ADC input
path from MICs

Gain Ranges:

1Ch:6 (GRR=0)
1Ch:3:0
0000 = 0db
1111 = +22.5dB

1Ch:6 (GRR=1)

1Ah:

1Ch:5-0

2-0

11111 = +30dB
00000 = -17.25dB

00000 = +12dB

11111 = -34.5dB

ADC
PGA

1Ch:15 (Mute)

Right Channel

18 Bit DAC

2Eh/64h/12h:0(EN)

0Eh:5-0

00000 = +12dB

11111 = -34.5dB

MICR PGA

ADC
PGA

1Ch:15 (Mute)

18h:12-8

PCM
PGA

00000 = +12dB

11111 = -34.5dB

12 Bit Resistor

string DAC

18h:4-0

PCM
PGA

1Ah:14

0 = 0dB

1 = 20dB

1Ah:14
0 = 0dB

1 = 20dB

to SPKR MIXER

6dB -> -15dB

6dB -> -15dB

FROM
DACL

FROM
LINEL

PGA

0

1

0Ch:14

h

A

h

2

1

1

0

1

0

h

1

1

8

h

:

1

8

h

:

1

4

8

-

1

1

:

8

-

1
1

:

Left Channe l

18 Bit ADC
Variable Slot
5C:1-0 (ASS)

5C:3 (HPF)
5C:4 (AD CO)

ALC:5Ch/60h/62h

h

:

1

4

4

Speaker

Mixer

4

Right Channe l

18 Bit ADC
Variable Slot
5C:1-0 (ASS)

5C:3 (HPF)
5C:4 (ADCO)

ALC:5Ch/60h/62h

6dB -> -15dB

6dB -> -15dB

6dB -> -15dB

6dB -> -15dB

6dB -> -15dB

6dB -> -15dB

6dB -> -15dB

6dB -> -15dB

AC Link

AC Link

0dB / 20dB

0dB / 20dB

0dB / 20dB

0dB / 20dB

AUXDAC

ALCR

AUXDAC

L Line Volume

02h:12-8

00000 = 0dB

50k

50k

02h:6 (INV)

16h:8 (SRC)

CAP2
Pin 32

1

0

1

0
16h:8 (SRC)

L Headphone Volume

R Headphone Volume

1

0

11111 = -46.5dB

02h:15 (MUTE)

04h:12-8

00000 = 0dB

11111 = -46.5dB

04h:15 (MUTE)

Mono Volume

06h:4-0

00000 = 0dB

11111 = -46.5dB

06h:15 (MUTE)

16h:10-9
(OUT3SRC)

04h:4-0

00000 = 0dB

11111 = -46.5dB

04h:15 (MUTE)

R Line Volume

02h:4-0

00000 = 0dB

11111 = -46.5dB

02h:15 (MUTE)

3.6k4.5k

VREF
Pin 27

Zero­cross
detect

02h:7 (ZC)

Zero­cross
detect

04h:7 (ZC)

MONOOUT

Zero­cross
detect

06h:7 (ZC)

OUT3 Volume

16h:4-0

00000 = 0dB

11111 = -46.5dB

Zero­cross
detect

04h:7 (ZC)

Zero­cross
detect

02h:7 (ZC)

LOUT2

Pin 35

HPOUTL

Pin 39

Pin 33

Zero­cross
detect

16h:7 (ZC)

16h:15 (MUTE)

HPOUTR

Pin 41

ROUT2

Pin 36

MICBIAS

Pin 28

OUT3
Pin 37

1

8

h

:

1

1

5

0

h

:

1

headphone

5

0

C

h

mixer L

:

1

5

0

A

h

:

1

5

-

1

2

14h:15-12

2

1

-

5

1

:

h

4

1

7

-

1

1

:

h

4

7

1

-

1

1

:

2

h

1

4

-

1

5
1

:

h

2

1

1

0

h

:

1

1

3

0

h

:

1

3

Phone

1

8

h

Mixer

:

1

3

1

8

h

:

1

3

0Ah7:4

7

+

4

1

:

h

E

0

7

+

3

1

:

h

E

1

0

1

-

3

1

1

:

1

h

-

A

3

1

1
:

4

h

-

A

7

:

1

h

2

1

PCBEEP

PHONE

MONOMIX

DACR

SPKRMIX
LINER
MICR

MICL

ALCL

ALCR

ALCL

MICL

MICR
LINER
DACR

PHONE

PCBEEP

MONOMIX
SPKRMIX

1

8

h
:

1

1

5

0

h

:

1

5

headphone

0

C

h

mixer R

:

1

6dB -> -15dB

5

0

A

h

:

1

5

-

1

2

6dB -> -15dB

14h:15-12

2

1

-

5

1

6dB -> -15dB

:

h

4

1

8

-

1

1

:

h

4

8

1

-

6dB -> -15dB

1

1

:

2

h

1

4

-

1

5

1

:

6dB -> -15dB

h

2

1

6dB -> -15dB

PR3 (REF disable) &

58h:10 (SVD)

500k

500k

AVDD

AGND

Pin 25

Pin 24

Figure 1 Audio Paths Overview

w

PD Rev 4.5 August 2006

14

Production Data WM9712L

AUDIO INPUTS

The following sections give an overview of the analogue audio input pins and their function. For more

information on recommended external components, please refer to the “Applications Information”

section.

LINE INPUT

The LINEINL and LINEINR inputs are designed to record line level signals, and/or to mix into one of

the analogue outputs.

Both pins are directly connected to the record selector. The record PGA adjusts the recording

volume, controlled by register 1Ch or by the ALC function.

For analogue mixing, the line input signals pass through a separate PGA, controlled by register 10h.

The signals can be routed into all three output mixers (headphone, speaker and phone). Each

LINEIN-to-mixer path has an independent mute bit. When the line inputs are not used, the line-in

PGA can be switched off to save power (see “Power Management” section).

LINEINL and LINEINR are biased internally to the reference voltage VREF. Whenever the inputs are

muted or the device placed into standby mode, the inputs remain biased to VREF using special anti-

thump circuitry to suppress any audible clicks when changing inputs.

REGISTER
ADDRESS

10h

Table 2 Line Input Control

BIT LABEL DEFAULT DESCRIPTION

12:8 LINEINL

VOL

4:0 LINEINR

VOL

15 L2H 1 Mute LINEIN path to headphone mixer

14 L2S 1 Mute LINEIN path to speaker mixer

13 L2P 1 Mute LINEIN path to phone mixer

01000

(0dB)

01000

(0dB)

LINEINL input gain

00000: +12dB

… (1.5dB steps)

11111: -34.5dB

LINEINR input gain

similar to LINEINLVOL

1: Mute, 0: No mute (ON)

1: Mute, 0: No mute (ON)

1: Mute, 0: No mute (ON)

MICROPHONE INPUT

w

The MIC1 and MIC2 inputs are designed for direct connection to single-ended mono, stereo or

differential mono microphone. If the microphone is mono, the same signal appears on both left and

right channels. In stereo mode, MIC1 is routed to the left and MIC2 to the right channel.

For voice recording, the microphone signal is directly connected to the record selector. The record

PGA adjusts the recording volume, controlled by register 1Ch or by the ALC function.

For analogue mixing, the signal passes through a separate PGA, controlled by register 0Eh. The

microphone signal can be routed into the phone mixer (for normal phone call operation) and/or the

headphone mixer (using register 14h, see “Audio Mixers / Sidetone Control” section), but not into the

speaker mixer (to prevent acoustic feedback from the speaker into the microphone). When the

microphone inputs are not used, the microphone PGA can be switched off to save power (see

“Power Management” section).

MIC1 and MIC2 are biased internally to the reference voltage VREF. Whenever the inputs are muted

or the device placed into standby mode, the inputs remain biased to VREF using special anti-thump

circuitry to suppress any audible clicks when changing inputs.

PD Rev 4.5 August 2006

15

WM9712L Production Data

It is also possible to use the LINEINL and LINEINR pins as a second differential microphone input.

This is achieved by setting the DS bit (register 5Ch, bit 11) to ‘1’. This disables the line-in audio paths

and routes the signal from LINEINL and LINEINR through the differential mic path, as if it came from

the MIC1 and MIC2 pins. Only one differential microphone be used at a time. The DS bit only has an

effect when MS = 01 (differential mode).

REGISTER
ADDRESS

0Eh

Mic Volume

5Ch

Additional
Analogue
Functions

Table 3 Microphone Input Control

BIT LABEL DEFAULT DESCRIPTION

14 M12P 1 Mute MIC1 path to phone mixer

1: Mute, 0: No mute (ON)

13 M22P 1 Mute MIC2 path to phone mixer

1: Mute, 0: No mute (ON)

12:8 LMICVOL 01000

(0dB)

7 20dB 0 Microphone gain boost (Note 1)

6:5 MS 00

4:0 MICVOL 01000

(0dB)

8 DS 0 Differential Microphone Select

Left microphone volume

Only used when MS = 11

Similar to MICVOL

1: 20dB boost ON

0: No boost (0dB gain)

Microphone mode select

Single-ended mono (left)

00

left = right = MIC1 (pin 21)

Volume controlled by MICVOL

Differential mono mode

01

left = right = MIC1 – MIC2

Volume controlled by MICVOL

Single-ended mono (right)

10

left = right = MIC2 (pin 22)

Volume controlled by MICVOL

Stereo mode

11

MIC1 = left, MIC2 = right

Left Volume controlled by LMICVOL

Right volume controlled by MICVOL

Microphone volume to mixers

00000: +12dB

… (1.5dB steps)

11111: -34.5dB

0 : Use MIC1 and MIC2

1: Use LINEL and LINER (Note 2)

w

Note:

1. The 20dB gain boost acts on the input to the phone mixer only. A separate microphone
boost for recording can be enabled using the BOOST bit in register 1Ah.

2. When the LINEL and LINER are selected for differential microphone select then the
MIC1 and MIC2 input pins become disabled, these signals can therefore not be routed
internally to the device.

MICROPHONE BIAS

The MICBIAS output (pin 28) provides a low noise reference voltage suitable for biasing electret type

microphones and the associated external resistor biasing network. The internal MICBIAS circuitry is

shown below. Note that the maximum source current capability for MICBIAS is 3mA. The external

biasing resistors and microphone cartridge therefore must limit the MICBIAS current to 3mA.

PD Rev 4.5 August 2006

16

Production Data WM9712L

PHONE INPUT

CAP2

WM9712L

AGND

Figure 2 Microphone Bias Schematic

Pin 20 (PHONE) is a mono, line level input designed to connect to the receive path of a telephony

device.

The pin connects directly to the record selector for phone call recording (Note: to record both sides of

a phone call, one ADC channel should record the PHONE signal while the other channel records the

MIC signal). The RECVOL PGA adjusts the recording volume, controlled by register 1Ch or by the

ALC function.

To listen to the PHONE signal, the signal passes through a separate PGA, controlled by register

0Ch. The signal can be routed into the headphone mixer (for normal phone call operation) and/or the

speaker mixer (for speakerphone operation), but not into the phone mixer (to prevent forming a

feedback loop). When the phone input is not used, the phone-in PGA can be switched off to save

power (see “Power Management” section).

MICBIAS
= 1.8 x CAP2
= 0.9 X AVDD

PHONE is biased internally to the reference voltage VREF. Whenever the input is muted or the

device placed into standby mode, the input remains biased to VREF using special anti-thump

circuitry to suppress any audible clicks when changing inputs.

REGISTER
ADDRESS

0Ch

Phone Input

Table 4 Phone Input Control

BIT LABEL DEFAULT DESCRIPTION

15 P2H 1 Mute PHONE path to headphone mixer

1: Mute, 0: No mute (ON)

14 P2S 1 Mute PHONE path to speaker mixer

1: Mute, 0: No mute (ON)

4:0 PHONE

VOL

01000

(0dB)

PHONE input gain

00000: +12dB

… (1.5dB steps)

11111: -34.5dB

w

PD Rev 4.5 August 2006

17

WM9712L Production Data

PCBEEP INPUT

Pin 19 (PCBEEP) is a mono, line level input intended for externally generated signal or warning

tones. It is routed directly to the record selector and all three output mixers, without an input

amplifier. The signal gain into each mixer can be independently controlled, with a separate mute bit

for each signal path.

REGISTER

ADDRESS

0Ah

PCBEEP input

Table 5 PCBEEP Control

BIT LABEL DEFAULT DESCRIPTION

15 B2H 1 Mute PCBEEP path to headphone mixer

1: Mute, 0: No mute (ON)

14:12 B2HVOL 010

(0dB)

11 B2S 1 Mute PCBEEP path to speaker mixer

10:8 B2SVOL 010

(0dB)

7 B2P 1 Mute PCBEEP path to phone mixer

6:4 B2PVOL 010

(0dB)

PCBEEP to headphone mixer gain

000: +6dB

… (3dB steps)

111: -15dB

1: Mute, 0: No mute (ON)

PCBEEP to speaker mixer gain

000: +6dB

… (3dB steps)

111: -15dB

1: Mute, 0: No mute (ON)

PCBEEP to phone mixer gain

000: +6dB

… (3dB steps)

111: -15dB

w

PD Rev 4.5 August 2006

18

Production Data WM9712L

AUDIO ADC

The WM9712L has a stereo sigma-delta ADC to digitize audio signals. The ADC achieves high

quality audio recording at low power consumption. The ADC sample rate can be controlled by writing

to a control register (see “Variable Rate Audio”). It is independent of the DAC sample rate.

To save power, the left and right ADCs can be separately switched off using the PD11 and PD12

bits, whereas PR0 disables both ADCs (see “Power Management” section). If only one ADC is

running, the same ADC data appears on both the left and right AC-Link slots.

HIGH PASS FIL TE R

The WM9712L audio ADC incorporates a digital high-pass filter that eliminates any DC bias from the

ADC output data. The filter is enabled by default. For DC measurements, it can be disabled by

writing a ‘1’ to the HPF bit (register 5Ch, bit 3).

ADC SLOT MAPPING

By default, the output of the left audio ADC appears on slot 3 of the SDATAIN signal (pin 8), and the

right ADC data appears on slot 4. However, the ADC output data can also be sent to other slots, by

setting the ASS (ADC slot select) control bits as shown below.

REGISTER

ADDRESS

5Ch

Additional
Function
Control

Table 6 ADC Control

BIT LABEL DEFAULT DESCRIPTION

1:0 ASS 00 ADC to slot mapping

00: Left = Slot 3, Right = Slot 4 (default)

01: Left = Slot 7, Right = Slot 8

10: Left = Slot 6, Right = Slot 9

11: Left = Slot 10, Right = Slot 11

3 HPF 0 High-pass filter disable

0: Filter enabled (for audio)

1: Filter disabled (for DC measurements)

w

PD Rev 4.5 August 2006

19

WM9712L Production Data

RECORD SELECTOR

The record selector determines which input signals are routed into the audio ADC. The left and right

channels can be selected independently. This is useful for recording a phone call: one channel can

be used for the RX signal and the other for the TX signal, so that both sides of the conversation are

digitized.

REGISTER

ADDRESS

1Ah

Record
Select

Table 7 Audio Record Selector
Note:

*In stereo mic mode, MIC1 is routed to the left ADC and MIC2 to the right ADC. In all mono
mic modes, the same signal (MIC1, MIC2 or MIC1-MIC2) is routed to both the left and right
ADCs. See “Microphone Input” section for details.

BIT LABEL DEFAULT DESCRIPTION

14 BOOST 0 20dB Boost

1: Boost ADC input signal by 20dB

0 :No boost

13:12 R2P 11 Record to phone path enable

00: Left ADC and Right ADC to phone
mixer

01 : Left ADC to phone mixer

10: Right ADC to phone imixer

11 : Muted

11 R2PBOOST 0 20dB Boost for ADC to phone signal

1: Boost signal by 20dB

0 :No boost

10:8 RECSL 000 Left ADC signal source

000: MIC* (pre-PGA)

001-010: Reserved (do not use this setting)

011: Speaker mix

100: LINEINL (pre-PGA)

101: Headphone Mix (left)

110: Phone Mix

111: PHONE (pre-PGA)

2:0 RECSR 000 Right ADC signal source

000: MIC* (pre-PGA)

001-010: Reserved (do not use this setting)

011: Speaker mix

100: LINEINR (pre-PGA)

101: Headphone Mix (right)

110: Phone Mix

111: PHONE (pre-PGA)

w

PD Rev 4.5 August 2006

20

Production Data WM9712L

RECORD GAIN

The amplitude of the signal that enters the audio ADC is controlled by the Record PGA

(Programmable Gain Amplifier). The PGA gain can be programmed either by writing to the Record

Gain register, or by the Automatic Level Control (ALC) circuit (see next section). When the ALC is

enabled, any writes to the Record Gain register have no effect.

Two different gain ranges can be implemented: the standard gain range defined in the AC’97

standard, or an extended gain range with smaller gain steps. The ALC circuit always uses the

extended gain range, as this has been found to result in better sound quality.

The output of the Record PGA can also be mixed into the phone and/or headphone outputs (see

“Audio Mixers”). This makes it possible to use the ALC function for the microphone signal in a

smartphone application.

REGISTER

ADDRESS

1Ch

Record Gain

Table 8 Record Gain Register

BIT LABEL DEFAULT DESCRIPTION

15 RMU 1 Mute Audio ADC (both channels)

1: Mute (OFF)

0: No Mute (ON)

14 GRL 0 Gain range select (left)

0: Standard (0 to 22.5dB, 1.5dB step size)

1: Extended (-17.25 to +30dB, 0.75dB steps)

13:8 RECVOLL 000000

7 ZC 0 Zero Cross Enable

6 GRR 0 Gain range select (right)

5:0 RECVOLR 000000 Record Volume (right)

Record Volume (left)

Standard (GRL=0) Extended (GRL=1)

XX0000: 0dB

XX0001: +1.5dB

… (1.5dB steps)

XX1111: +22.5dB

0: Record Gain changes immediately

1: Record Gain changes when signal is zero
or after time-out

Similar to GRL

Similar to RECVOLL

000000: -17.25dB

000001: -16.5dB

… (0.75dB steps)

111111: +30dB

w

PD Rev 4.5 August 2006

21

WM9712L Production Data

AUTOMATIC LEVEL CONTROL

The WM9712L has an automatic level control that aims to keep a constant recording volume

irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that

the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output

and changes the PGA gain if necessary.

input

signal

PGA

gain

signal

after
ALC

hold
time

decay

time

attack

time

ALC

target

level

Figure 3 ALC Operation

The ALC function is enabled using the ALCSEL control bits. W hen enabled, the recording volume

can be programmed between –6dB and –28.5dB (relative to ADC full scale) using the ALCL register

bits.

HLD, DCY and ATK control the hold, decay and attack times, respectively:

Hold time is the time delay between the peak level detected being below target and the PGA gain

n

beginning to ramp up. It can be programmed in power-of-two (2

) steps, e.g. 2.67ms, 5.33ms,

10.67ms etc. up to 43.7s. Alternatively, the hold time can also be set to zero. The hold time only

applies to gain ramp-up, there is no delay before ramping the gain down when the signal level is

above target.

Decay (Gain Ramp-Up) Time is the time that it takes for the PGA gain to ramp up across 90% of its

range (e.g. from –15B up to 27.75dB). The time it takes for the recording level to return to its target

value therefore depends on both the decay time and on the gain adjustment required. If the gain

adjustment is small, it will be shorter than the decay time. The decay time can be programmed in

power-of-two (2

n

) steps, from 24ms, 48ms, 96ms, etc. to 24.58s.

w

Attack (Gain Ramp-Down) Time is the time that it takes for the PGA gain to ramp down across 90%

of its range (e.g. from 27.75dB down to –15B gain). The time it takes for the recording level to return

to its target value therefore depends on both the attack time and on the gain adjustment required. If

the gain adjustment is small, it will be shorter than the attack time. The attack time can be

programmed in power-of-two (2

n

) steps, from 6ms, 12ms, 24ms, etc. to 6.14s.

When operating in stereo, the peak detector takes the maximum of left and right channel peak

values, and any new gain setting is applied to both left and right PGAs, so that the stereo image is

preserved. However, the ALC function can also be enabled on one channel only. In this case, only

one PGA is controlled by the ALC mechanism, while the other channel runs independently with its

PGA gain set through the control register.

PD Rev 4.5 August 2006

22

Production Data WM9712L

REGISTER

ADDRESS

62h

ALC / Noise
Gate Control

60h

ALC Control

Table 9 ALC Control

BIT LABEL DEFAULT DESCRIPTION

15:14 ALCSEL 00

(OFF)

13:11 MAXGAIN 111

(+30dB)

8 ALCZC 0 ALC Zero Cross enable (overrides ZC bit in

9:10 ZC

TIMEOUT

15:12 ALCL 1011

11:8 HLD 0000

7:4 DCY 0011

3:0 ATK 0010

11 Programmable zero cross timeout

(-12dB)

(0ms)

(192ms)

(24ms)

ALC function select

00 = ALC off (PGA gain set by register)

01 = Right channel only

10 = Left channel only

11 = Stereo (PGA registers unused)

Note: Ensure that RECVOLL and RECVOLR
settings (reg. 1Ch) are the same before
entering this mode

PGA gain limit for ALC

111 = +30dB

110 = +24dB

….(6dB steps)

001 = -6dB

000 = -12dB

register 1Ch)

0: PGA Gain changes immediately

1: PGA Gain changes when signal is zero or
after time-out

17

11 2

x MCLK period

16

x MCLK period

10 2

15

01 2

x MCLK period

14

00 2

x MCLK period

ALC target – sets signal level at ADC input

0000 = -28.5dB FS

0001 = -27.0dB FS

… (1.5dB steps)

1110 = -7.5dB FS

1111 = -6dB FS

ALC hold time before gain is increased.

0000 = 0ms

0001 = 2.67ms

0010 = 5.33ms

… (time doubles with every step)

1111 = 43.691s

ALC decay (gain ramp-up) time

0000 = 24ms

0001 = 48ms

0010 = 96ms

… (time doubles with every step)

1010 or higher = 24.58s

ALC attack (gain ramp-down) time

0000 = 6ms

0001 = 12ms

0010 = 24ms

… (time doubles with every step)

1010 or higher = 6.14s

w

PD Rev 4.5 August 2006

23

WM9712L Production Data

MAXIMUM GAIN

The MAXGAIN register sets the maximum gain value that the PGA can be set to whilst under the

control of the ALC. This has no effect on the PGA when ALC is not enabled.

PEAK LIMITER

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a

limiter function. If the ADC input signal exceeds 87.5% of full scale (–1.16dB), the PGA gain is

ramped down at the maximum attack rate (as when ATK = 0000), until the signal level falls below

87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

(Note: If ATK = 0000, then the limiter makes no difference to the operation of the ALC. It is designed

to prevent clipping when long attack times are used).

NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause “noise

pumping”, i.e. loud hissing noise during silence periods. The WM9712L has a noise gate function

that prevents noise pumping by comparing the signal level at the input pins (i.e. before the record

PGA) against a noise gate threshold, NGTH. Provided that the noise gate function is enabled (NGAT

= 1), the noise gate cuts in when:

• Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

• Signal level at input pin [dB] < NGTH [dB]

The PGA gain is then held constant (preventing it from ramping up as it normally would when the

signal is quiet). If the NGG bit is set, the ADC output is also muted when the noise gate cuts in.

The table below summarises the noise gate control register. The NGTH control bits set the noise

gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 1.5dB steps.

Levels at the extremes of the range may cause inappropriate operation, so care should be taken with

set–up of the function. Note that the noise gate only works in conjunction with the ALC function, and

always operates on the same channel(s) as the ALC (left, right, both, or none).

REGISTER

ADDRESS

62h

ALC / Noise
Gate Control

Table 10 Noise Gate Control

BIT LABEL DEFAULT DESCRIPTION

7 NGAT 0 Noise gate function enable

1 = enable

0 = disable

5 NGG 0 Noise gate type

0 = PGA gain held constant

1 = mute ADC output

4:0 NGTH(4:0) 00000 Noise gate threshold

00000: -76.5dBFS

00001: -75dBFS

… 1.5 dB steps

11110: -31.5dBFS

11111: -30dBFS

w

PD Rev 4.5 August 2006

24

Production Data WM9712L

AUDIO DACS

STEREO DAC

The WM9712L has a stereo sigma-delta DAC that achieves high quality audio playback at low power

consumption. Digital tone control, adaptive bass boost and 3-D enhancement functions operate on

the digital audio data before it is passed to the stereo DAC. (Contrary to the AC’97 specification, they

have no effect on analogue input signals or signals played through the auxiliary DAC. Nevertheless,

the ID2 and ID5 bits in the reset register, 00h, are set to ‘1’ to indicate that the W M9712L supports

tone control and bass boost.)

The DAC output has a PGA for volume control. The DAC sample rate can be controlled by writing to

a control register (see “Variable Rate Audio”). It is independent of the ADC sample rate. The left and

right DACs can be separately powered down using the PD13 and PD14 control bits, whereas the

PR1 bit disables both DACs (see “Power Management” section).

STEREO DAC VOLUME

The volume of the DAC output signal is controlled by a PGA (Programmable Gain Amplifier). It can
be mixed into the headphone, speaker and phone output paths (see “Audio Mixers”).

REGISTER

ADDRESS

18h

DAC
Volume

5Ch

Additional
Functions
(1)

Table 11 Stereo DAC Volume Control

BIT LABEL DEFAULT DESCRIPTION

15 D2H 1 Mute DAC path to headphone mixer

1: Mute, 0: No mute (ON)

14 D2S 1 Mute DAC path to speaker mixer

1: Mute, 0: No mute (ON)

13 D2P 1 Mute DAC path to phone mixer

1: Mute, 0: No mute (ON)

12:8 DACL

VOL

4:0 DACR

VOL

15 AMUTE 0 Read-only bit to indicate auto-muting

7 AMEN 0 DAC Auto-Mute Enable

01000

(0dB)

01000

(0dB)

Left DAC Volume

00000: +12dB

… (1.5dB steps)

11111: -34.5dB

Right DAC Volume

similar to DACLVOL

1: DAC auto-muted

0: DAC not muted

1: Automatically mutes analogue output of
stereo DAC if digital input is zero

0: Auto-mute OFF

w

PD Rev 4.5 August 2006

25

WM9712L Production Data

TONE CONTROL / BAS S BOOST

The WM9712L provides separate controls for bass and treble with programmable gains and filter

characteristics. This function operates on digital audio data before it is passed to the audio DACs.

Bass control can take two different forms:

• Linear bass control: bass signals are amplified or attenuated by a user programmable

gain. This is independent of signal volume, and very high bass gains on loud signals
may lead to signal clipping.

• Adaptive bass boost: The bass volume is amplified by a variable gain. When the bass

volume is low, it is boosted more than when the bass volume is high. This method is
recommended because it prevents clipping, and usually sounds more pleasant to the
human ear.

Treble control applies a user programmable gain, without any adaptive boost function.

Treble, linear bass and 3D enhancement can all produce signals that exceed full-scale. In order to

avoid limiting under these conditions, it is recommended to set the DAT bit to attenuate the digital

input signal by 6dB. The gain at the outputs should be increased by 6dB to compensate for the

attenuation. Cut-only tone adjustment and adaptive bass boost cannot produce signals above full-

scale and therefore do not require the DAT bit to be set.

REGISTER

ADDRESS

08h

DAC Tone
Control

Table 12 DAC Tone Cont ro l

BIT LABEL DEFAULT DESCRIPTION

15 BB 0 Bass Mode

0 = Linear bass control

1 = Adaptive bass boost

12 BC 0 Bass Cut-off Frequency

0 = Low (130Hz at 48kHz sampling)

1 = High (200Hz at 48kHz sampling)

11:8 BASS 1111

(OFF)

6 DAT 0 -6dB attenuation

4 TC 0 Treble Cut-off Frequency

3:0 TRBL 1111

(Disabled)

Bass Intensity

Code BB=0 BB=1

0000 +9dB 15 (max)

0001 +9dB 14

0010 +7.5dB 13

… (1.5dB steps) …

0111 0dB 8

… (1.5dB steps) …

1011-1101 -6dB 4-2

1110 -6dB 1 (min)

1111 Bypass (OFF)

0 = Off

1 = On

0 = High (8kHz at 48kHz sampling)

1 = Low (4kHz at 48kHz sampling)

Treble Intensity

0000 or 0001 = +9dB

0010 = +7.5dB

… (1.5dB steps)

1011 to 1110 = -6dB

1111 = Treble Control Disabled

w

Note:

1. All cut-off frequencies change proportionally with the DAC sample rate.

PD Rev 4.5 August 2006

26

Production Data WM9712L

3D STEREO ENHANCEMENT

The 3D stereo enhancement function artificially increases the separation between the left and right

channels by amplifying the (L-R) difference signal in the frequency range where the human ear is

sensitive to directionality. The programmable 3D depth setting controls the degree of stereo

expansion introduced by the function. Additionally, the upper and lower limits of the frequency range

used for 3D enhancement can be selected using the 3DFILT control bits.

REGISTER

ADDRESS

20h

General
Purpose

22h

DAC 3D
Control

Table 13 Stereo Enhancement Control

BIT LABEL DEFAULT DESCRIPTION

13 3DE 0

(disabled)

5 3DLC 0 Lower Cut-off Frequency

4 3DUC 0 Upper Cut-off Frequency

3:0 3DDEPTH 0000 3D Depth

3D enhancement enable

0 = Low (200Hz at 48kHz sampling)

1 = High (500Hz at 48kHz sampling)

0 = High (2.2kHz at 48kHz sampling)

1 = Low (1.5kHz at 48kHz sampling)

0000: 0% (minimum 3D effect)

0001: 6.67%

…

1110: 93.3%

1111: 100% (maximum)

Note:

1. All cut-off frequencies change proportionally with the DAC sample rate.

w

PD Rev 4.5 August 2006

27

WM9712L Production Data

AUXILIARY DAC

AUXDAC is a simple 12-bit mono DAC. It can be used to generate DC signals (with the numeric input

written into a control register), or AC signals such as telephone-quality ring tones or system beeps

(with the input signal supplied through an AC-Link slot). In AC mode (XSLE = 1), the input data is

binary offset coded; in DC mode (XSLE = 0), there is no offset.

The analogue output of AUXDAC is routed directly into the output mixers. The signal gain into each

mixer can be adjusted at the mixer inputs using control register 12h. In slot mode (XSLE = 1), the

AUXDAC also supports variable sample rates (See “Variable Rate Audio” section).

When the auxiliary DAC is not used, it can be powered down by setting AXE = 0. This is also the

default setting.

REGISTER

ADDRESS

64h

AUDAC Input
Control

12h

AUXDAC Output
Control

Table 14 AUXDAC Control

BIT LABEL DEFAULT DESCRIPTION

15 XSLE 0 AUXDAC input selection

0: from AUXDACVAL (for DC signals)

1: from AC-Link slot selected by
AUXDACSLT (for AC signals)

14:12 AUXDAC

SLT

11:0 AUXDAC

VAL

15 A2H 1 Mute AUXDAC path to headphone

14:12 A2HVOL 010

11 A2S 1 Mute AUXDAC path to speaker mixer

10:8 A2SVOL 010

7 A2P 1 Mute AUXDAC path to phone mixer

6:4 A2PVOL 010

0 AXE 0 0: AUXDAC off

000 AUXDAC Input Selection

000 – Slot 5, bits 8-19 (with XSLE=1)

001 – Slot 6, bits 8-19 (with XSLE=1)

010 – Slot 7, bits 8-19 (with XSLE=1)

011 – Slot 8, bits 8-19 (with XSLE=1)

100 – Slot 9, bits 8-19 (with XSLE=1)

101 – Slot 10, bits 8-19 (with XSLE=1)

110 – Slot 11, bits 8-19 (with XSLE=1)

111 – RESERVED (do not use)

000h AUXDAC Digital Input (with XSLE=0)

000h: minimum

FFFh: full-scale

mixer

1: Mute, 0: No mute (ON)

AUXDAC to headphone mixer gain

(0dB)

(0dB)

(0dB)

000: +6dB

… (3dB steps)

111: -15dB

1: Mute, 0: No mute (ON)

AUXDAC to speaker mixer gain

000: +6dB

… (3dB steps)

111: -15dB

1: Mute, 0: No mute (ON)

AUXDAC to phone mixer gain

000: +6dB

… (3dB steps)

111: -15dB

1: AUXDAC enabled

w

PD Rev 4.5 August 2006

28

Production Data WM9712L

ANALOGUE AUDIO OUTPUTS

The following sections give an overview of the analogue audio output pins. For more information on

recommended external components, please refer to the “Applications Information” section.

HEADPHONE OUTPUTS – HPOUTL AND HPOUTR

The HPOUTL and HPOUTR (pins 39 and 41) are designed to drive a 16Ω or 32Ω headphone or a

line output. They can also be used as line-out pins. The output signal is produced by the headphone

mixer.

The signal volume on HPOUTL and HPOUTR can be independently adjusted under software control

by writing to register 04h. When HPOUTL and HPOUTR are not used, the output drivers can be

disabled to save power (see “Power Management” section). Both pins remain at the same DC level

(the reference voltage VREF) when they are disabled, so that no click noise is produced.

REGISTER

ADDRESS

04h

HPOUTL /
HPOUTR

Volume

Table 15 HPOUTL / HPOUTR Control

BIT LABEL DEFAULT DESCRIPTION

15 MUTE 1 Mute HPOUTL and HPOUTR

1: Mute (OFF)

0: No Mute (ON)

13:8 HPOUTLVOL 000000

(0dB)

7 ZC 0 Zero Cross Enable

5:0 HPOUTRVOL 00000

(0dB)

HPOUTL Volume

000000: 0dB (maximum)

000001: -1.5dB

… (1.5dB steps)

011111: -46.5dB

1xxxxx: -46.5dB

0: Change gain immediately

1: Change gain only on zero crossings,
or after time-out

HPOUTR Volume

Similar to HPOUTLVOL

w

PD Rev 4.5 August 2006

29

WM9712L Production Data

EAR SPEAKER OUTPUT – OUT3

Pin 37 (OUT3) has a buffer that can drive load impedances down to 16Ω. It can be used to:

• Drive an ear speaker (phone receiver). The speaker can be connected differentially

between OUT3 and HPOUTL, or in single-ended configuration (OUT3 to HPGND). The
ear speaker output is produced by the headphone mixer. The right signal must be
inverted (OUT3INV = 1), so that the left and right channel are mixed to mono in the
speaker [L–(-R) = L+R].

• Eliminate the DC blocking capacitors on HPOUTL and HPOUTR. In this configuration,

OUT3 produces a buffered midrail voltage (AVDD/2) and is connected to the headphone
socket’s ground pin (see “Applications Information”)

• Produce the inverse of the MONOOUT signal, for a differential mono output.

Note: OUT3 can only handle one of the above functions at any given time.

REGISTER

ADDRESS

16h

OUT3

Control

Table 16 OUT3 Control

BIT LABEL DEFAULT DESCRIPTION

15 MUTE 1 Mute OUT3

1: Mute (Buffer OFF)

0: No Mute (Buffer ON)

10:9 OUT3

SRC

7 ZC 0 Zero Cross Enable

5:0 OUT3

VOL

00

000000

(0dB)

Source of OUT3 signal

inverse of HPOUTR

00

(for BTL ear speaker)

VREF (for capless headphone drive)

01

mono mix of both headphone channels

10

(for single-ended ear speaker)

inverse of MONOOUT

11

(for differential mono output)

0: Change gain immediately

1: Change gain only on zero crossings, or after
time-out

OUT3 Volume

000000: 0dB (maximum)

000001: -1.5dB

… (1.5dB steps)

011111: -46.5dB

1xxxxx: -46.5dB

w

PD Rev 4.5 August 2006

30

Production Data WM9712L

LOUDSPEAKER OUTPUTS – LOUT2 AND ROUT2

The LOUT2 and ROUT2 outputs are designed to differentially drive an 8Ω mono speaker. They can

also be used as a stereo line-out or headphone output.

For speaker drive, the LOUT2 signal must be inverted (INV = 1), so that the left and right channel are

added up in the speaker [R–(-L) = R+L].

REGISTER

ADDRESS

02h

LOUT2/ROUT2

Volume

16h 8 SRC 0 Source of LOUT2/ROUT2 signals

Table 17 LOUT2 / ROUT2 Control

BIT LABEL DEFAULT DESCRIPTION

15 MUTE 1 Mute LOUT2 and ROUT2

1: Mute (OFF)

0: No Mute (ON)

13:8 LOUT2VOL 00000

(0dB)

7 ZC 0 Zero Cross Enable

6 INV 0 LOUT2 Invert

5:0 ROUT2VOL 00000

(0dB)

LOUT2 Volume

000000: 0dB (maximum)

000001: -1.5dB

… (1.5dB steps)

011111: -46.5dB

1xxxxx: -46.5dB

0: Change gain immediately

1: Change gain only on zero crossings,
or after time-out

0 = No Inversion (0° phase shift)
1 = Signal inverted (180° phase shift)

ROUT2 Volume

Similar to LOUT2VOL

0: speaker mixer (for BTL speaker)

1: headphone mixer (for stereo output)

Note:

1. For BTL speaker drive, it is recommended that LOUT2VOL = ROUT2VOL.

w

PD Rev 4.5 August 2006

31

WM9712L Production Data

PHONE OUTPUT (MONOOUT)

The MONOOUT output (pin 33) is intended for connection to the TX side of a wireless chipset. The

signal is generated in a dedicated mono mixer; it is not necessarily a mono mix of the stereo outputs

HPOUTL/R or LOUT2/ROUT2 (see “Audio Mixers” section).

The MONOOUT volume can be controlled by writing to register 06h. When MONOOUT is not used,

the output buffer can be disabled to save power (see “Power Management” section). The MONOOUT

pin remains at the same DC level (the reference voltage on the VREF pin), so that no click noise is

produced when muting or un-muting.

REGISTER

ADDRESS

06h

MONOOUT

Volume

Table 18 MONOOUT Control

BIT LABEL DEFAULT DESCRIPTION

15 MUTE 1 Mute MONOOUT

1: Mute

0: No Mute

7 ZC 0 Zero Cross Enable

0: Change gain immediately

1: Change gain only on zero crossings,
or after time-out

4:0 MONOOUT

VOL

00000

(0dB)

MONOOUT Volume

00000: 0dB (maximum)

00001: -1.5dB

… (1.5dB steps)

11111: -46.5dB

THERMAL SENSOR

The speaker and headphone outputs can drive very large currents. To protect the WM9712L from

becoming too hot, a thermal sensor has been built in. If the chip temperature reaches approximately
150°C, and the ENT bit is set, the WM9712L deasserts GPIO bit 11 in register 54h, a virtual GPIO

that can be set up to generate an interrupt to the CPU (see “GPIO and Interrupt Control” section).

REGISTER

ADDRESS

5Ch 2 ENT 0 Enable thermal sensor

54h 11 TI 1 Thermal sensor (virtual GPIO)

Table 19 Thermal Cutout Control

BIT LABEL DEFAULT DESCRIPTION

0: Disabled

1: Enabled

1: Temperature below 150°C
0: Temperature above 150°C

See also “GPIO and Interrupt Control” section.

w

PD Rev 4.5 August 2006

32

Production Data WM9712L

JACK INSERTION AND AUTO-SWITCHING

In a phone application, a BTL ear speaker may be connected across OUT3 and HPOUTL, and a

stereo headphone on HPOUTL and HPOUTR. Typically, only one of these two output devices is

used at any given time: when no headphone is plugged in, the BTL ear speaker is active, otherwise

the headphone is used.

The presence of a headphone can be detected using GPIO1 (pin 44) and an external pull-up resistor

(see “Applications Information” section for a circuit diagram). When the jack is inserted GPIO1 is

pulled low by a switch on the socket. When the jack is removed GPIO1 is pulled high by a resistor. If

the JIEN bit is set, the WM9712L automatically switches between headphone and ear speaker, as

shown below.

REGISTER

ADDRESS

58h
Additional
Functional
Control

Table 20 Jack Insertion / Auto-Switching (1)

JIEN FRC GPIO1 MODE DESCRIPTION

BIT LABEL DEFAULT DESCRIPTION

12 JIEN 0 Jack Insert Enable – Takes output of GPIO1

logic

11 FRC 0 Force Ear Speaker Mode

See table below

0 0 X

1 0 0

1 X 1

0 1 X

1 1 X

Table 21 Jack Insertion / Auto-Switching (2)

Jack insert detection disabled
(headphone and ear speaker
can be used at the same
time)

Jack insert detection
enabled, headphone plugged
in

Jack insert detection
enabled, headphone not
plugged in

Force Ear Speaker Mode

Invalid; do not use this setting

OUT3

Set by
reg.
24h
and
26h

Disabled
Set by
reg.
24h
and
26h

STATE

HPOUTL

Set by reg. 04h

Set by
reg.
16h

VOLUME

HPOUTR

VOLUME

Set by reg. 04h

OUT3

VOLUME

Set by reg. 16h

HPOUTL/

STATE

HPOUTR

Set by reg. 24h and 26h

w

PD Rev 4.5 August 2006

33

WM9712L Production Data

DIGITAL AUDIO (SPDIF) OUTPUT

The WM9712L supports the SPDIF standard using pin 47 as its output. Note that pin 47 can also be

used as a GPIO pin. The GE5 bit (register 56h, bit 5) selects between GPIO and SPDIF functionality

(see “GPIO and Interrupt control” section).

Register 3Ah is a read/write register that controls SPDIF functionality and manages bit fields

propagated as channel status (or sub-frame in the V case). With the exception of V, this register

should only be written to when the SPDIF transmitter is disabled (SPDIF bit in register 2Ah is ‘0’).

Once the desired values have been written to this register, the contents should be read back to

ensure that the sample rate in particular is supported, then SPDIF validity bit SPCV in register 2Ah

should be read to ensure the desired configuration is valid. Only then should the SPDIF enable bit in

register 2Ah be set. This ensures that control and status information start up correctly at the

beginning of SPDIF transmission.

REGISTER

ADDRESS

2Ah

Extended
Audio

3Ah

SPDIF
Control
Register

5Ch

Additional
Function
Control

Table 22 SPDIF Output Control

BIT LABEL DEFAULT DESCRIPTION

10 SPCV 0 SPDIF validity bit (read-only)

5:4 SPSA 01 SPDIF slot assignment (ADCO = 0)

00: Slots 3, 4

01: Slots 6, 9

10: Slots 7, 8

11: Slots 10, 11

2 SEN 0 SPDIF output enable

1 = enabled, 0 = disabled

15 V 0 Validity bit; ‘0’ indicates frame valid, ‘1’

indicates frame not valid

14 DRS 0 Indicates that the WM9712L does not support

double rate SPDIF output (read-only)

13:12 SPSR 10 Indicates that the WM9712L only supports

48kHz sampling on the SPDIF output (read­only)

11 L 0 Generation level; programmed as required by

user

10:4 CC 0000000 Category code; programmed as required by

user

3 PRE 0 Pre-emphasis; ‘0’ indicates no pre-emphasis,

‘1’ indicates 50/15us pre-emphasis

2 COPY 0 Copyright; ‘0’ indicates copyright is not

asserted, ‘1’ indicates copyright

1 AUDIB 0 Non-audio; ‘0’ indicates data is PCM, ‘1’

indicates non-PCM format (e.g. DD or DTS)

0 PRO 0 Professional; ‘0’ indicates consumer, ‘1’

indicates professional

4 ADCO 0 Source of SPDIF data

0: SPDIF data comes from SDATAOUT (pin

5), slot selected by SPSA

1: SPDIF data comes from audio ADC

w

PD Rev 4.5 August 2006

34

Production Data WM9712L

AUDIO MIXERS

MIXER OVERVIEW

The WM9712L has three separate low-power audio mixers to cover all audio functions required by

smartphones, PDAs and handheld computers. The diagram below shows the routing of the analogue

audio signals into the mixers. The numbers at the mixer inputs refer to the control register bits that

control the volume and muting for that particular signal.

MICL

MICR

LINE_IN

PCBEEP

PHONE_IN

DIFF /

STEREO/

MONO

(Reg 20h)

PHONE MIX

HEADPHONE MIX

BACK SPKR MIX

0Eh [7]

0/20

0Eh [14,13]

dB

18h [13]
1Ah [13:11]
10h [13]
12h [7:4]
0Ah [7:4]

0Ch [15]
10h [15]
14h [11:7]
18h [15]
14h [15:12]
0Ah [15:12]
12h [15:12]

10h [14]
18h [14]
12h [11:8]
0Ah [11:8]
0Ch [14]

PHONE

HEAD

PHONE/

EAR

SPEAKER

BACK

SPEAKER

MIX

MONOOUT

MIX

M
U

MIX

X

SRC

(Reg 16h)

VREF

-1

OUT3SRC
(Reg 16h)

INV

(Reg 02h)

M
U
X

OUT3VOL
(Reg 16h)

HPVOL

(Reg 04h)

OUT2VOL
(Reg 02h)

MONOOUT
(PHONE TX)

OUT3

HPOUTL
HPOUTR

LOUT2

ROUT2

speaker

M
U
X

RECORD

SELECT

STEREO

DAC

AUX
DAC

(12-BIT)

1Ah [14]

0Eh [12:8,4:0]

10h [12:8,4:0]

0Ch [4:0]

18h [12:8,4:0]

1Ch / ALC

0/20

dB

STEREO

ADC

Figure 4 Audio Mixer Overview

HEADPHONE MIXER

The headphone mixer drives the HPOUTL and HPOUTR outputs. It also drives OUT3, if this pin is

connected to an ear speaker (phone receiver). The following signals can be mixed into the

headphone path:

• PHONE (controlled by register 0Ch, see “Audio Inputs”)

• LINE_IN (controlled by register 10h, see “Audio Inputs”)

• the output of the Record PGA (see “Audio ADC”, “Record Gain”)

• the stereo DAC signal (controlled by register 18h, see “Audio DACs”)

• the MIC signal (controlled by register 0Eh, see “Audio Inputs”)

• PC_BEEP (controlled by register 0Ah, see “Audio Inputs”)

• the AUXDAC signal (controlled by register 12h, see “Auxiliary DAC”)

In a typical smartphone application, the headphone signal is a mix of PHONE and sidetone (for

phone calls) and the stereo DAC signal (for music playback).

ear

loud

speaker

Stereo

headphone /

headset

w

PD Rev 4.5 August 2006

35

WM9712L Production Data

SPEAKER MIXER

The speaker mixer drives the LOUT2 and ROUT2 output. The following signals can be mixed into the

speaker path:

• PHONE (controlled by register 0Ch, see “Audio Inputs”)

• LINE_IN (controlled by register 10h, see “Audio Inputs”)

• the stereo DAC signal (controlled by register 18h, see “Audio DACs”)

• PC_BEEP (controlled by register 0Ah, see “Audio Inputs”)

• the AUXDAC signal (controlled by register 12h, see “Auxiliary DAC”)

In a typical smartphone application, the speaker signal is a mix of AUXDAC (for system alerts or ring

tone playback), PHONE (for speakerphone function), and PC_BEEP (for externally generated ring

tones).

MONO MIXER

The mono mixer drives the MONOOUT pin. The following signals can be mixed into MONOOUT:

• LINE_IN (controlled by register 10h, see “Audio Inputs”)

• the output of the Record PGA (see “Audio ADC”, “Record Gain”)

• the stereo DAC signal (controlled by register 18h, see “Audio DACs”)

• the MIC signal (controlled by register 10h, see “Audio Inputs”)

• PC_BEEP (controlled by register 0Ah, see “Audio Inputs”)

• the AUXDAC signal (controlled by register 12h, see “Auxiliary DAC”)

In a typical smartphone application, the MONOOUT signal is a mix of the amplified microphone

signal (possibly with Automatic Gain Control) and (if enabled) an audio playback signal from the

stereo DAC or the auxiliary DAC.

SIDE TONE CONTROL

The side tone path is into the headphone mixer and is either from the MIC or ALC path (with no 20dB

boost)

REGISTER

ADDRESS

14h

Sidetone

Control

Table 23 Sid e To ne C o ntrol

BIT LABEL DEFAULT DESCRIPTION

15 STM 1 MIC side tone select

0: selected

1 : not selected (path muted)

14:12 STVOL 010

(0dB)

11:10 ALCM 11 ALC side tone select

9:7 ALCVOL 010

(0dB)

MIC Sidetone volume

000 : +6dB (max.)

001: +3dB

… (3dB steps)

111 : -15dB (min.)

11: mute

10: mono – left

01: mono – right

00: stereo

ALC Sidetone volume

Similar to STVOL

w

PD Rev 4.5 August 2006

36

Production Data WM9712L

VARIABLE RATE AUDIO / SAMPLE RATE CONVERSION

By using an AC’97 Rev2.2 compliant audio interface, the WM9712L can record and playback at all

commonly used audio sample rates, and offer full split-rate support (i.e. the DAC, ADC and

AUXDAC sample rates are completely independent of each other – any combination is possible).

The default sample rate is 48kHz. If the VRA bit in register 2Ah is set and the appropriate block is

enabled, then other sample rates can be selected by writing to registers 2Ch, 32h and 2Eh. The AC-

Link continues to run at 48k frames per second irrespective of the sample rate selected. However, if

the sample rate is less than 48kHz, then some frames do not carry an audio sample.

REGISTER

ADDRESS

2Ah

Extended
Audio
Stat/Ctrl

2Ch

Audio DAC
Sample Rate

32h

Audio ADC
Sample Rate

2Eh

AUXDAC
Sample Rate

Table 24 Audio Sample Rate Control

BIT LABEL DEFAULT DESCRIPTION

0 VRA 0 (OFF) Variable Rate Audio

0: OFF (DAC and ADC run at 48kHz)

1: ON (sample rates determined by
registers 2Ch, 2Eh and 32h)

15:0 DACSR BB80h

(48kHz)

15:0 ADCSR BB80h

(48kHz)

15:0 AUXDA

CSR

BB80h
(48kHz)

Audio DAC sample rate

1F40h: 8kHz

2B11h: 11.025kHz

2EE0h: 12kHz

3E80h: 16kHz

5622h: 22.05kHz

5DC0h: 24kHz

7D00h: 32kHz

AC44h: 44.1kHz

BB80h: 48kHz

Any other value defaults to the nearest
supported sample rate

Audio ADC sample rate

similar to DACSR

AUXDAC sample rate

similar to DACSR

w

PD Rev 4.5 August 2006

37

WM9712L Production Data

TOUCHPANEL INTERFACE

The WM9712L includes a touchpanel driver and digitiser circuit for use with 4-wire or 5-wire resistive

touchpanels. The following functions are implemented:

• X co-ordinate measurement

• Y co-ordinate measurement

• Pen down detection, with programmable sensitivity

• Touch pressure measurement (4-wire touchpanel only)

• Auxiliary measurement from COMP1/AUX1 (pin 29), COMP2/AUX2 (pin 30),

BMON/AUX3 (pin 31), or WIPER/AUX4 (pin 12)

The touchpanel digitiser uses a very low power, 12-bit successive approximation type ADC. The

same ADC can also be used for battery and auxiliary measurements (see the “Battery Alarm and

Battery Measurement” and “Auxiliary ADC Inputs” sections).

An on-chip switch matrix connects each touchpanel terminal to the supply voltage TPVDD, to ground

(TPGND), or to the ADC input, as required.

R

PU

I

P

zero power
comparator

PEN

DOWN

20K 10K

TPVDD

TPGND

X+/BR (14)

X-/TL (16)

Y+/TR (15)

Y-/BL (17)

AUX2 (30)

AUX1 (29)

WIPER/AUX4 (12)

AUX3/BMON (31)

Figure 5 Touchpanel Switch Matrix

PRINCIPLE OF OPERATION - FO UR-WIRE TOUCHPANEL

Four-wire touchpanels are connected to the WM9712L as follows:

• Right side contact = X+ (pin 14)

• Left side contact = X- (pin 16)

• Top side contact = Y+ (pin 15)

• Bottom side contact = Y- (pin 17)

SAR
ADC

w

PD Rev 4.5 August 2006

38

Production Data WM9712L

The principle of operation is illustrated below (Note: the illustrations assume that the top plate is used

for X and the bottom plate for Y measurements, although the reverse is also possible).

pen / finger

R

X-

R

Y-

Y+ (15)

R

Y+

X+

R

X+

(14)

Y- (17)

X- (16)

WM9712

VM = (V

- V

REF+

= proportional to X po sition

V

REF+

VM

ADC

V

REF-

) RX- / (RX- + RX+)

REF-

TPVDD

TPGND

Figure 6 X Co-ordinate Measurement on 4-wire Touchpanel

For an X co-ordinate measurement, the X+ pin is internally switched to VDD and X- to GND. The X

plate becomes a potential divider, and the voltage at the point of contact is proportional to its X co-

ordinate. This voltage is measured on the Y+ and Y- pins, which carry no current (hence there is no

voltage drop in R

or RY-).

Y+

Due to the ratiometric measurement method, the supply voltage does not affect measurement

accuracy. The voltage references VREF+ and VREF- are taken from after the matrix switches, so

that any voltage drop in these switches has no effect on the ADC measurement.

pen / finger

R

X-

R

Y-

Y+ (15)

V

R

Y+

R

X+

X+

(14)

Y- (17)

X- (16)

REF+

VM

ADC

V

REF-

VM = (V

REF+

= proportional to Y position

- V

REF-

TPVDD

WM9712

TPGND

) RY- / (RY- + RY+)

Figure 7 Y Co-ordinate Measurement on 4-wire Touchpanel

w

Y co-ordinate measurements are similar to X co-ordinate measurements, with the X and Y plates

interchanged.

pen / finger

R

X-

R

Y-

Y+ (15)

R

Y+

X+

R

X+

(14)

Y- (17)

X- (16)

TPVDD

zero power
compara tor

WM9712

R

TPGND

PU

PEN
DOWN

Figure 8 Pen Down Detection on 4-wire Touchpanel

Pen down detection uses a zero power comparator (effectively a CMOS logic gate) with an internal,

programmable pull-up resistor R

touchpanel less sensitive to touch, while lowering R

that controls pen-down sensitivity. Increasing RPU makes the

PU

makes it more sensitive.

PU

PD Rev 4.5 August 2006

39

WM9712L Production Data

When the touchpanel is not being touched, no current flows in the circuit, and the PENDOWN signal

is low. When the panel is touched with a pen or finger, current flows through R

the comparator output goes high.

The PENDOWN signal can be read from bit 15 in register 7Ah (labeled PNDN). It can also be

observed on pin 46 (GPIO3 / PENDOWN), if the pin is not used for GPIO (GE3=0). Additionally,

PENDOWN is passed to the GPIO logic block (register 54h, bit 13), where it can generate CPU

interrupts, and / or to wake up the WM9712L from sleep mode (see “GPIO and Interrupt Control”

section).

pen / finger

Y+ (15)

I

P

R

R

R

Y+

X-

R

Y-

X+

X+

(14)

Y- (17)

X- (16)

TPVDD

VY- - VX+ = IP R

= proportional to contact resistance

ADC

TPGND

C

WM9712

Figure 9 Touch Pressure Measurement on 4-wire Touchpanel

and the panel, and

PU

Touch pressure can be determined indirectly by measuring the contact resistance R

top and bottom plates. R

measures R

by sending a constant current IP through the touchpanel and measuring the potential

C

decreases as the touch pressure on the panel increases. The WM9712L

C

on each plate. The two values are subtracted in the digital domain to obtain the potential difference,

which is proportional to R

.

C

To suit different types of touchpanels, the magnitude of I

the PIL control bit.

PRINCIPLE OF OPERATION - FIVE-WIRE TOUCHPANEL

Five-wire touchpanels are connected to the WM9712Las follows:

• Top sheet contact = WIPER/AUX4 (pin 12)

• Top left corner of bottom sheet = TL (pin 16)

• Top right corner of bottom sheet = TR (pin 15)

• Bottom left corner of bottom sheet = BL (pin 17)

• Bottom right corner of bottom sheet = BR (pin 14)

V

REF+

WIPER (12)

TR (15)

BR (14)

BL (17)

TL (16)

VM

ADC

V

REF-

TPVDD

VM = proport ional to X pos ition

TPVDD

TPGND

TPGND

between the

C

can be set to either 400µA or 200µA using

P

WM9712

w

Figure 10 X Co-ordinate Measurement on 5-wire Touchpanel

PD Rev 4.5 August 2006

40

Production Data WM9712L

For an X co-ordinate measurement, the top left and bottom left corners of the touchpanel are

grounded internally to the WM9712, while the top right and bottom right contacts are connected to

TPVDD. The bottom plate becomes a potential divider with a voltage gradient in the X direction. The

voltage at the point of contact is proportional to its X co-ordinate. This voltage is measured on the

TOP pin and converted to a digital value by the ADC.

Due to the ratiometric measurement method, the supply voltage does not affect measurement

accuracy. The voltage references VREF+ and VREF- are taken from after the matrix switches, so

that any voltage drop in these switches has no effect on the ADC measurement.

V

REF+

WIPER (12)

TR (15)

VM

ADC

V

REF-

TPVDD

WM9712

BR (14)

BL (17)

TL (16)

VM = proport ional to Y pos ition

TPGND

TPGND

TPVDD

Figure 11 Y Co-ordinate Measurement on 5-wire Touchpanel

Y co-ordinate measurements are similar to Y co-ordinate measurements. However, the voltage

gradient on the bottom plate is in the Y direction instead of the X direction. This is achieved by

grounding the bottom left and bottom right corners of the touchpanel, and connecting the top left and

top right contacts to TPVDD.

R

PU

VDD

WIPER (12)

TR (15)

BR (14)

BL (17)

TL (16)

TPGND

TPGND

TPGND

TPGND

zero power
comparator

WM9712

PEN
DOWN

Figure 12 Pen Down Detection on 5-wire Touchpanel

w

Pen down detection works in a similar fashion for both 4-wire and 5-wire touchpanels (see Four-Wire

Touchpanel Operation). On a 5-wire touchpanel, all four contacts of the bottom plate are grounded,

and the top plate contact is connected to the internal programmable pull-up resistor, R

.

PU

PD Rev 4.5 August 2006

41

WM9712L Production Data

CONTROLLING THE TOUCHPANEL DIGITISER

All touchpanel functions are accessed and controlled through the AC-Link interface.

PHYSICAL CHARACTERISTICS

The physical characteristics of the touchpanel interface are controlled through register 78, as shown

below.

REGISTER

ADDRESS

78h

Table 25 Touchpanel Digitiser Control (Physical Characteristics)

POWER MANAGEMENT

BIT LABEL DEFAULT DESCRIPTION

12 45W 0 (4-wire) Touchpanel Type Selection

0: 4-wire

1: 5-wire

0:5 RPU 000001

(64kΩ)

8 PIL 0 (200µA) Current used for pressure measurement

Internal Pull-up resistor for Pen Detection

000000: RESERVED (do not use this setting)

000001: R

000010: R

… (pull-up = R

(Refer to page 9 for R

0: I

P

1: I

P

/1 = TYP 64kΩ (most sensitive)

PU

/2 = TYP 32kΩ

PU

/ binary value of RPU)

PU

specification)

PU

= 200µA
= 400µA

To save power, the touchpanel digitiser and the pen-down detector can be independently disabled

when they are not used. The power consumption of the pen-down detector is normally negligible,

except when the pen is down.

The state of the digitiser and pen down detector is controlled by the following bits.

REGISTER

ADDRESS

78h

Table 26 Touchpanel Digitiser Control (Power Management)

BIT LABEL DEFAULT DESCRIPTION

15:14 PRP 00 Pen ADC/AUX ADC enable

00 – Pen digitiser off, pen detect off, no
wake-up on pen down (default)

01 – Pen digitiser powered off, pen detect
enabled, touchpanel digitiser wakes up
(changes to state 11) on pen-down

10 – Pen digitiser off, pen detect enabled,
no wake-up on pen down

11 – Pen digitiser and pen detect enabled

13 RPR 0 Wake-up on pen-down mode

0: Wake-up the AC-Link only (hold
SDATAIN high until controller sends warm
reset or cold reset)

1: Wake-up the WM9712L without waiting
for a reset signal from the controller

w

PD Rev 4.5 August 2006

42

Production Data WM9712L

INITIATION OF MEASURE M ENTS

The WM9712L touchpanel interface supports both polling routines and DMA (direct memory access)

to control the flow of data from the touchpanel ADC to the host CPU.

In a polling routine, the CPU starts each measurement individually by writing to the POLL bit (register

76h, bit 15). This bit automatically resets itself when the measurement is completed.

REGISTER

ADDRESS

76h

78h 11 PDEN 0 0: measure regardless of pen status

Table 27 Touchpanel Digitiser Control (Initiation of M easu rement s)

BIT LABEL DEFAULT DESCRIPTION

10 CTC 0 0: Polling mode

1: Continuous mode (for DMA)

15 POLL 0 Writing “1” initiates a measurement

9:8 CR 00 Continuous mode rate (DEL ≠ 1111)

00: 93.75 Hz (every 512 AC-Link frames)

01: 187.5 Hz (every 256 AC-Link frames)

10: 375Hz (every 128 AC-Link frames)

11: 750Hz (every 64 AC-Link frames)

Continuous mode rate (DEL = 1111)

00: 8 kHz (every six AC-Link frames)

01: 12 kHz (every four AC-Link frames)

10: 24 kHz (every other AC-Link frame)

11: 48 kHz (every AC-Link frame)

1: measure only when pen is down (when
CTC=0 and POLL=1, measurement is
delayed until pen-down; when CTC=1,
measurements are stopped on pen-up)

In continuous mode (CTC = 1), the WM9712L autonomously initiates measurements at the rate set

by CR, and supplies the measured data to the CPU on one of the unused AC’97 time slots. DMA-

enabled CPUs can write the data directly into a FIFO without any intervention by the CPU core. This

reduces CPU loading and speeds up the execution of user programs in handheld systems.

Note that the measurement frequency in continuous mode is also affected by the DEL bits (see

“Touchpanel Settling Time”). The faster rates achieved when DEL = 1111 may be useful when the

ADC is used for auxiliary measurements.

MEASUREMENT TYPES

The ADCSEL control bits determine which type of measurement is performed (see below).

REGISTER

ADDRESS

76h

Table 28 Touchpanel Digitiser Control (Measurement Types)

BIT LABEL DEFAULT DESCRIPTION

14:12 ADCSEL 000 Measurement Type (ADC Input Selector)

000: No measurement

001: X co-ordinate measurement

010: Y co-ordinate measurement

011: Pressure measurement

100: COMP1/AUX1 measurement (pin 29)

101: COMP2/AUX2 measurement (pin 30)

110: BMON/AUX3 measurement (pin 31)

111: WIPER/AUX4 measurement (pin 12)

11 COO 0 Enable co-ordinate mode

0: Single measurement according to ADCSEL

1: X, then Y, then additional measurement
indicated by ADCSEL

w

PD Rev 4.5 August 2006

43

WM9712L Production Data

When COO is ‘0’, the WM9712L performs one type of measurement once (in polling mode) or

continuously (in continuous mode).

The co-ordinate mode (COO = ‘1’) makes it easier to obtain co-ordinate pairs rather than single co-

ordinates. In polling-coordinate mode (CTC = ‘0’, COO = ‘1’), the WM9712L performs an X

measurement, followed by a Y measurement, followed by an additional measurement determined by

ADCSEL, then stops. In continuous-coordinate mode (CTC = ‘1’, COO = ‘1’), the WM9712L

continuously repeats a sequence consisting of an X-co-ordinate measurement, followed by a Y co-

ordinate measurement, followed by an additional measurement determined by ADCSEL (if ADCSEL

= 000, the sequence is XYXYXY… only).

DATA READBACK

The output data word of the touchpanel interface consists of three parts:

• Pen Status (1 bit) – this is also passed to the GPIO logic block, which can be

programmed to generate an interrupt and/or wake up the W M9712L on pen down (see
GPIO and Interrupt Control).

• Output data from the touchpanel ADC (12 bits)

• ADCSRC: 3 additional bits that indicate the source of the ADC data. With COO = ‘0’,

ADCSRC echoes ADCSEL. However, in co-ordinate mode (COO = ‘1’), the WM9712L
schedules different types of measurements autonomously and sets the ADCSRC bits
accordingly (see “Measurement Types”).

This data is stored in register 7Ah, and can be retrieved by reading the register in the usual manner

(see AC-Link Interface section). Additionally, the data can also be passed to the controller on one of

the AC-Link time slots not used for audio functions.

If the data is being read back using the polling method, there are several ways to determine when a

measurement has finished:

• Reading back the POLL bit. If it has been reset to ‘0’, then the measurement has finished.

• By monitoring the ADA signal, see GPIO and interrupt section

• Reading back 7Ah until the new data appears

REGISTER

ADDRESS

7Ah

or

AC-Link slot
selected by
SLT

78h 9 WAIT 0 0: No effect (new ADC data overwrites

Table 29 Touchpanel Digitiser Data

BIT LABEL DEFAULT DESCRIPTION

15 PNDN 0 Pen status (read-only)

0: Pen Up

1: Pen Down

14:12 ADCSRC 000 Touchpanel ADC Source

000: No measurement

001: X co-ordinate measurement

010: Y co-ordinate measurement

011: Pressure measurement

(4-wire touchpanels only)

100: COMP1/AUX1 measurement (pin 29)

101: COMP2/AUX2 measurement (pin 30)

110: BMON/AUX3 measurement (pin 31)

111: WIPER/AUX4 measurement (pin 12)

11:0 ADCD 000h Touchpanel ADC Data (read-only)

Bit 11 = MSB

Bit 0 = LSB

unread data in register 7Ah)

1: New data is held back, and
measurements delayed, until register 7Ah is
read)

w

To avoid losing data that has not yet been read, the WM9712L can delay overwriting register 7Ah

with new data until the old data has been read. This function is enabled using the WAIT bit.

PD Rev 4.5 August 2006

44

Production Data WM9712L

If the SLEN bit is set to ‘1’, then the touchpanel data appears on the AC-Link slot selected by the

SLT control bits, as shown below. The Slot 0 ‘tag’ bit corresponding to the selected time slot is

asserted whenever there is new data on that slot.

REGISTER

ADDRESS

76h

Table 30 Returning Touchpanel Data Through an AC-Link Time Slot

BIT LABEL DEFAULT DESCRIPTION

3 SLEN 0 Slot Readback Enable

0: Disabled (readback through register only)

1: Enable (readback slot selected by SLT)

2:0 SLT 110 AC’97 Slot Selection for Touchpanel Data

000: Slot 5

001: Slot 6

…

101: Slot 10

110: Slot 11

111: RESERVED

TOUCHPANEL SETTLING TIME

For accurate touchpanel measurements, some settling time may be required between the switch

matrix applying a voltage across the touchpanel plate and the ADC sampling the signal. This time

delay function is built into the WM9712L and can be programmed as shown below.

REGISTER

ADDRESS

76h 7:4 DEL 0000

Table 31 Touchpanel Settling Time Control (1)

BIT LABEL DEFAULT DESCRIPTION

Touchpanel ADC Settling Time

(1 frame)

DEL DELAY

(AC-LINK FRAMES)

0000 1 20.8µs
0001 2 41.7µs
0010 4 83.3µs
0011 8 167µs
0100 16 333µs
0101 32 667µs

0110 48 1ms

0111 64 1.33ms

1000 96 2ms

1001 128 2.67ms

1010 160 3.33ms

1011 192 4ms

1100 224 4.67ms

1101 256 5.33ms

1110 288 6ms

1111 No delay, switch matrix always on

Table 32 Touchpanel Settling Time Control (2)

The total time for co-ordinate or auxiliary measurements to complete is the delay time DEL, plus one
AC-Link frame (20.8µs). For a pressure measurement, the time taken is DEL plus two AC-Link
frames (41.6µs).

DELAY

(TIME)

w

PD Rev 4.5 August 2006

45

WM9712L Production Data

Setting DEL to ‘1111’ reduces the settling time to zero, i.e. measurements begin immediately. This

mode is intended for fast sampling on AUX inputs. It is NOT intended for touchpanel digitisation.

There are several side-effects when DEL is set to ‘1111’:

• Co-ordinate mode does not work, i.e. the WM9712L behaves as if COO = 0, even if COO

= 1 (see “Measurement Types”)

• If X / Y co-ordinate or touch pressure measurements are selected (ADCSEL = 001, 010

or 011), then the switch matrix is constantly on, and current constantly flows in the
touchpanel. This increases power consumption in the system, and is therefore not
recommended for battery powered systems

• In continuous mode (CTC = 1), setting DEL = 1111 increases the sampling rate of the

touchpanel ADC (see “Initiation of Measurements”)

MASK INPUT CONTROL

Sources of glitch noise, such as the signals driving an LCD display, may feed through to the

touchscreen plates and affect measurement accuracy. In order to minimise this effect, a signal may

be applied to MASK (pin 47) to delay or synchronise the sampling of any input to the ADC. The effect

of the MASK signal depends on the the MSK[1-0] bits of register 78h, as described below.

MSK[1-0] EFFECT OF SIGNAL ON MASK PIN

00 Mask has no effect on conversions GPIO input disabled (default)

01 Static; ‘hi’ on MASK pin stops conversions, ‘lo’ has no effect.

10 Edge triggered; rising or falling edge on MASK pin delays conversions

by an amount set in the DEL[3-0] register. Conversions are asynchronous to
the MASK signal.

11 Synchronous mode; conversions wait until rising or falling edge on MASK

Table 33 Controlling the MASK Feature

initiates cycle; screen starts to be driven when the edge arrives, the
conversion sample being taken a period set by DEL[3-0] after the edge.

Note that pin 47 can also be used as a GPIO(see “GPIO and Interrupt Control” section), or to output

the ADA signal (see below).

THE ADA SIG NAL

Whenever data becomes available from the touchpanel ADC, the internal ADA (ADC Data Available)

signal goes high and remains high until the data has been read from register 7Ah (if SLEN = 0) or

until it has been sent out on an AC-Link slot (if SLEN = 1).

ADA can be used to generate an interrupt, if the AW bit (register 52h, bit 12) is set (see “GPIO and

interrupt control” section)

It is also possible to output the ADA signal on pin 47, if this pin is not used as a GPIO. The GE4 bit

(register 56h, bit 12) must be set to ‘0’ to achieve this (see “GPIO and interrupt control” section).

Alternatively, ADA can be read from bit 12 in register 54h.

w

PD Rev 4.5 August 2006

46

Production Data WM9712L

AUXILIARY ADC INPUTS

The ADC used for touchpanel digitisation can also be used for auxiliary measurements, provided that

it is enabled (register 78h, PRP = 11). The WM9712L has four pins that can be used as auxiliary

ADC inputs:

• COMP1 / AUX1 (pin 29)

• COMP2 / AUX2 (pin 30)

• BMON / AUX3 (pin 31)

• WIPER / AUX4 (pin 12)

Note that pin 12 connects to the wiper of a 5-wire touchpanel wiper function. Auxiliary measurements

taken on pin 12 are only meaningful when it is not connected to a touchpanel (i.e. a 4-wire

touchpanel, or no touchpanel at all, is used). Pins 29 and 30 are also used as comparator inputs (see

Battery Alarm and Battery Measurement), but auxiliary measurements can still be taken on these

pins at any time. For the use of pin 31 see the “Battery Alarm And Battery Measurement” section,

note that the measured value from the BMON/AUX3 pin will be 1/3 of the actual value due to the

potential divider on this pin. The ADCSEL control bits select between different ADC inputs, as shown

below.

REGISTER

ADDRESS

76h

Touchpanel
Digitiser
Control

Table 34 Auxiliary ADC Measu r ements

BIT LABEL DEFAULT DESCRIPTION

14:12 ADCSEL 000 Touchpanel ADC Input Selector

000: No measurement

001-011: Touchpanel measurement (please
refer to Touchpanel Digitiser section)

100: COMP1 / AUX1 measurement (pin 29)

101: COMP2 AUX2 measurement (pin 30)

110: BMON / AUX3 measurement (pin 31)

111: WIPER / AUX 4 measurement (pin 12)

Auxiliary ADC measurements are initiated in the same way as touchpanel measurements, and the

data is returned in the same manner. Please refer to the “Controlling the Touchpanel Interface”

section.

BATTERY MEASUREMENT USING THE BMON/AUX3 PIN

BMON/AUX3 (pin 31) has the capability to take inputs up to 5 volts (Assuming AVDD=3.3V) by
dividing down the input signal. The internal potential divider has a total resistance of 30kΩ. However,

it is only connected to the pin when an AUX3 measurement is requested, and remains connected for
the duration of one AC-Link frame (20.83µs, assuming a 24.576MHz clock crystal is used). The

effective input impedance of BMON/AUX3 is therefore given by:

R

= 30kΩ × 48kHz / [BMON sampling rate]

BMON

For example, if BMON is sampled ten times per second, the effective input resistance is 30kΩ ×
48kHz / 10Hz = 144MΩ.

w

PD Rev 4.5 August 2006

47

WM9712L Production Data

BATTERY ALARM AND ANALOGUE COMPARATORS

The battery alarm function differs from battery measurement in that it does not actually measure the

battery voltage. Battery alarm only indicates “OK”, “Low” or “Dead”. The advantage of the battery

alarm function is that it does not require a clock and can therefore be used in low-power sleep or

standby modes.

VOLTAGE

REGULATOR

V

BATT

I

ALARM

AVDD, DCVDD, ...

R1

C

R2

R3

AUX1/

COMP1

AUX2/

COMP2

WM9712L

DEAD

BAT

+

-

V

REF

­+

LOW

BAT

GPIO /

INTERRUPT

LOGIC

GPIO2/

IRQ

GPIO
PINS

Figure 13 Battery Alarm Example Schematic

The typical schematic for a dual threshold battery alarm is shown above. This alarm has two

thresholds, “dead battery” (COMP1) and “low battery” (COMP2). R1, R2 and R3 set the threshold
voltages. Their values can be up to about 1MΩ in order to keep the battery current [I

ALARM

= V

BATT

(R1+R2+R3)] to a minimum (higher resistor values may affect the accuracy of the system as leakage

currents into the input pins become significant).

• Dead battery alarm: COMP1 triggers when V

< VREF × (R1+R2+R3) / (R2+R3)

BATT

A dead battery alarm is the highest priority of interrupt in the system. It should immediately save all

unsaved data and shut down the system. The GP15, GS15 and GW15 bits must be set to generate

this interrupt.

• Low battery alarm: COMP2 triggers when V

< VREF × (R1+R2+R3) / R3

BATT

A low battery alarm has a lower priority than a dead battery alarm. Since the threshold voltage is

higher than for a dead battery alarm, there is enough power left in the battery to give the user a

warning and/or shut down “gracefully”. When V

gets close to the low battery threshold, spurious

BATT

alarms are filtered out by the COMP2 delay function.

/

w

The purpose of the capacitor C is to remove from the comparator inputs any high frequency noise or

glitches that may be present on the battery (for example, noise generated by a charge pump). It

forms a low pass filter with R1, R2 and R3.

• Low pass cutoff f

Provided that the cutoff frequency is several orders of magnitude lower than the noise frequency f

[Hz] = 1/ (2π C × (R1 || (R2+R3)))

c

n

this simple circuit can achieve excellent noise rejection.

• Noise rejection [dB] = 20 log (f

The circuit shown above also allows for measuring the battery voltage V

/ fc)

n

. This is achieved simply

BATT

by setting the touchpanel ADC input to be either COMP1 (ADCSEL = 100) or COMP2 (ADCSEL =

101) (see also Auxiliary ADC Inputs).

PD Rev 4.5 August 2006

48

,

Production Data WM9712L

The WM9712L has two on-chip comparators that can be used to implement a battery alarm function,

or other functions such as a window comparator. Each comparator has one of its inputs tied to any

one of three device pins and the other tied to a voltage reference. The voltage reference can be

either internally generated (VREF = AVDD/2) or externally connected on AUX4 (pin 12).

The comparator output signals are passed to the GPIO logic block (see “GPIO and Interrupt Control”

section), where they can be used to send an interrupt to the CPU via the AC-Link or via the IRQ pin,

and / or to wake up the WM9712L from sleep mode. COMP1/AUX1 (pin 29) corresponds to GPIO bit

15 and COMP2/AUX2 (pin30) to bit 14.

REGISTER

BIT LABEL DEFAULT DESCRIPTION

ADDRESS

4Eh

15 CP1 1 COMP1 Polarity (see also “GPIO and Interrupt

Control”)

0: Alarm when COMP1 voltage is below VREF

1: Alarm when COMP1 voltage is above VREF

14 CP2 1 COMP2 Polarity (see also “GPIO and Interrupt

Control”)

0: Alarm when COMP2 voltage is below VREF

1: Alarm when COMP2 voltage is above VREF

58h 15:13 COMP2

DEL

0 Low Battery Alarm Delay

000: No delay

001: 0.17s (2

010: 0.34s (2

011: 0.68s (2

100: 1.4s (2

101: 2.7s (2

110: 5.5s (2

111: 10.9s (2

13

= 8192 AC-Link frames)

14

= 16384 AC-Link frames)

15

= 32768 AC-Link frames)

16

= 65536 AC-Link frames)

17

= 131072 AC-Link frames)

18

= 262144 AC-Link frames)

19

= 524288 AC-Link frames)

Table 35 Comparator Control

REGISTER

BIT LABEL DEFAULT DESCRIPTION

ADDRESS

5Ch

Additional
Analogue
Functions

14 C1REF 0

13:12 C1SRC 00

Comparator 1 Reference Voltage

0

1

Comparator 1 Signal Source

00

01

10

11

11 C2REF 0

Comparator 2 Reference Voltage

0

1

10:9 C2SRC 00

Comparator 2 Signal Source

00

01

10

11

Table 36 Comparator Reference and Source Control

VREF = AVDD/2

WIPER/AUX4 (pin 12)

AVDD/2 when C1REF=’1’. Otherwise
comparator 1 is powered down

COMP1/AUX1 (pin 29)

COMP2/AUX2 (pin 30)

BMON/AUX3 (pin 31)

VREF = AVDD/2

WIPER/AUX4 (pin 12)

AVDD/2 when C2REF=’1’. Otherwise
comparator 2 is powered down

COMP1/AUX1 (pin 29)

COMP2/AUX2 (pin 30)

BMON/AUX3 (pin 31)

w

PD Rev 4.5 August 2006

49

WM9712L Production Data

COMP2 DELAY FUNCTIO N

COMP2 has an optional delay function for use when the input signal is noisy. W hen COMP2 triggers

and the delay is enabled (i.e. COMP2DEL is non-zero), then GPIO bit 14 does not change state

immediately, and no interrupt is generated. Instead, the WM9712L starts a delay timer and checks

COMP2 again after the delay time has passed. If COMP2 is still active, then the GPIO bit is set and

an interrupt may be generated (depending on the state of the GW14 bit). If COMP2 is no longer

active, the GPIO bit is not set, i.e. all register bits are as if COMP2 had never triggered.

Note: If COMP2 triggers while the WM9712L is in sleep mode, and the delay is enabled, then the

device starts the on-chip crystal oscillator in order to count the time delay.

COMP2

TRIGGERS

C2W? 0 END

1

COMP2

DEL?

non-zero

START TIMER

WAIT

time=COMP2DEL

000

SHUT DOWN

TIMER

COMP2?

Active

SET GI14

END

Inactive

Figure 14 COMP2 Delay Flow Chart

END

[FALSE ALARM]

w

PD Rev 4.5 August 2006

50

Production Data WM9712L

GPIO AND INTERRUPT CONTROL

The WM9712L has five GPIO pins that operate as defined in the AC’97 Revision 2.2 specification.

Each GPIO pin can be set up as an input or as an output, and has corresponding bits in register 54h

and in slot 12. The state of a GPIO output is determined by sending data through slot 12 of outgoing

frames (SDATAOUT). Data can be returned from a GPIO input by reading the register bit, or

examining slot 12 of incoming frames (SDATAIN). GPIO inputs can be made sticky, and can be

programmed to generate and interrupt, transmitted either through the AC-Link or through a

dedicated, level-mode interrupt pin (GPIO2/IRQ, pin 45).

GPIO pins 2 to 5 are multi-purpose pins that can also be used for other (non-GPIO) purposes, e.g.

as a SPDIF output or to signal pen-down. This is controlled by register 56h.

Independently of the GPIO pins, the WM9712L also has five virtual GPIOs. These are signals from

inside the WM9712L, which are treated as if they were GPIO input signals. From a software

perspective, virtual GPIOs are the same as GPIO pins, but they cannot be set up as outputs, and are

not tied to an actual pin. This allows for simple, uniform processing of different types of signals that

may generate interrupts (e.g. pen down, battery warnings, jack insertion, high-temperature warning,

or GPIO signals).

Figure 15 GPIO logic

w

PD Rev 4.5 August 2006

51

WM9712L Production Data

GPIO

6-10 N/A Unused -

Table 37 GPIO Bits and Pins

SLOT12

BIT

1 5 GPIO Pin 44

2 6 GPIO Pin 45

3 7 GPIO Pin 46

4 8 GPIO Pin 47

5 9 GPIO Pin 48

11 15 Virtual

12 16 virtual

13 17 Virtual

14 18 Virtual

15 19 Virtual

BIT

TYPE PIN NO.

GPIO

GPIO

GPIO

GPIO

GPIO

-

[Thermal Cutout]

-

[ADA]

-

[PEN DOWN]

-

[COMP2]

-

[COMP1]

DESCRIPTION

GPIO1

GPIO2 / IRQ

enabled only when pin not used as IRQ

GPIO3 / PENDOWN

enabled only when pin not used as PENDOWN

GPIO4 / ADA / MASK

enabled only when pin not used as ADA

GPIO5 / SPDIF_OUT

enabled only when pin not used as
SPDIF_OUT

GPIO Logic not implemented for these bits

Internal thermal cutout signal, indicates when
internal temperature reaches approximately
150°C (see “Thermal Sensor”)

Internal ADA (ADC Data Available) Signal

enabled only when auxiliary ADC is active

Internal PENDOWN Signal

enabled only when pen-down detection is
active

Internal COMP2 output (Low Battery Alarm)

enabled only when COMP2 is on

Internal COMP1 output (Dead Battery Alarm)

enabled only when COMP1 is on

w

PD Rev 4.5 August 2006

52

Production Data WM9712L

The properties of the GPIOs are controlled through registers 4Ch to 52h, as shown below.

REGISTER

ADDRESS

4Ch n GCn 1 GPIO Pin Configuration

4Eh n GPn 1 GPIO Pin Polarity / Type

50h n GSn 0 GPIO Pin Sticky

52h n GWn 0 GPIO Pin W ake-up

54h n GIn N/A GPIO Pin Status

Table 38 GPIO Control

BIT LABEL DEFAULT DESCRIPTION

0: Output

1: Input

GC11-15 are always ‘1’

Unused bits GC6-GC10 are always ‘0’

0: Active Low

1: Active High

[GIn = pin level XNOR GPn]

Unused bits GP6-GP10 are always ‘1’

1: Sticky

0: Not Sticky

Unused bits GS6-GS10 are always ‘0’

1: Wake Up (generate interrupts from this pin)

0: No wake-up (no interrupts generated)

Unused bits GW6-GW10 are always ‘0’

Read: Returns status of each GPIO pin

Write: Writing ‘0’ clears sticky bit

Unused bits GI6-GI10 are always ‘0’

The following procedure is recommended for handling interrupts:

When the controller receives an interrupt, check register 54h. For each GPIO bit in descending order

of priority, check if the bit is ‘1’. If yes, execute corresponding interrupt routine, then write ‘0’ to

corresponding bit in 54h. If no, continue to next lower priority GPIO. After all GPIOs have been

checked, check if the interrupt still present or no. If yes, repeat procedure. If no, then jump back to

process that ran before the interrupt.

If the system CPU cannot execute such an interrupt routine, it may be preferable to switch internal

signals (such as PENDOWN) directly onto the GPIO pins. However, in this case the interrupt signals

cannot be made sticky, and more GPIO pins are tied up both on the WM9712L and on the CPU.

w

PD Rev 4.5 August 2006

53

WM9712L Production Data

REGISTER

ADDRESS

56h

GPIO pins
function
select

Table 39 Using GPIO Pins for Non-GPIO Functions

BIT LABEL DEFAULT DESCRIPTION

2 GE2 1 GPIO2 / IRQ output select

0: Pin 45 disconnected from GPIO logic

set 4Ch, bit 2 to ‘0’ to output IRQ signal

1: Pin 45 connected to GPIO logic (IRQ disabled)

3 GE3 1 GPIO3 / PENDOWN output select

0: Pin 46 disconnected from GPIO logic

set 4Ch, bit 3 to ‘0’ to output PENDOWN signal

1: Pin 46 connected to GPIO logic

4 GE4 1 GPIO4 / ADA / MASK output select

0: Pin 47 disconnected from GPIO logic

set 4Ch, bit 4 to ‘0’ to output ADA signal

set 4Ch, bit 4 to ‘1’ to input MASK signal

1: Pin 47 connected to GPIO logic

5 GE5 1 GPIO5 / SPDIF output select

0: Pin 48 = SPDIF (disconnected from GPIO logic)

set 4Ch, bit 5 to ‘0’ to output SPDIF signal

1: Pin 48 connected to GPIO logic (SPDIF
disabled)

REGISTER

ADDRESS

58h

Additional
Functional
Control

Table 40 Additional Functionality for GPIO Pins

BIT LABEL DEFAULT DESCRIPTION

0 IRQ INV 0 Inverts the IRQ signal (pin 45)

0: IRQ signal not inverted

1: IRQ signal inverted

1 WAKEEN 0 Enables GPIO wake-up

0: Disabled

1: Enabled

w

PD Rev 4.5 August 2006

54

Production Data WM9712L

POWER MANAGEMENT

The WM9712L includes the standard power down control register defined by the AC’97 specification

(register 26h). Additionally, it also allows more specific control over the individual blocks of the device

through register 24h. Each particular circuit block is active when both the relevant bit in register 26h

AND the relevant bit in register 24h are set to ‘0’.

REGISTER

ADDRESS

26h

Powerdown/
Status
register

Table 41 Powerdown and Status Register (Conforms to AC’97 Rev 2.2)

BIT LABEL

14 PR6 0 (ON) 1 (OFF)

13 PR5 0 (ON) 1 (OFF)

12 PR4 0 (ON) 1 (OFF)

11 PR3 0 (ON) 1 (OFF)

10 PR2 0 (ON) 1 (OFF)

9 PR1 0 (ON) 1 (OFF)

8 PR0 0 (ON) 1 (OFF)

3 REF 1 0

2 ANL 1 0

1 DAC 1 0

0 ADC 1 0

DEFAULT

NORMAL PIN 47 ‘HI’

DURING

RESET

DESCRIPTION

Disables HPOUTL, HPOUTR and
OUT3 Buffer

Disables internal clock

Disables AC-link interface
(external clock off)

Disables VREF, analogue mixers
and outputs

Disables analogue mixers,
LOUT2, ROUT2 (but not VREF)

Disables stereo DAC

Disables audio ADCs and input
Mux

Read-only bit, indicates VREF is
ready (inverse of PR2)

Read-only bit, indicates analogue
mixers are ready (inverse of PR3)

Read-only bit, indicates audio
DACs are ready (inverse of PR1)

Read-only bit, indicates audio
ADCs are ready (inverse of PR0)

As can be seen from the table above, most blocks are ‘ON’ by default. However, if pin 47

(GPIO4/ADA/MASK) is held high during reset, the WM9712L starts up with all blocks powered down
by default, saving power. This is achieved by connecting a pull-up resistor (e.g. 100kΩ) from pin 47
to DBVDD. Note that the state of pin 47 during reset only affects register 26h.

w

PD Rev 4.5 August 2006

55

WM9712L Production Data

REGISTER

ADDRESS

24h

Additional
power down
control

Note: When analogue inputs or outputs are disabled, they are internally connected to VREF
through a large resistor (VREF=AVDD/2 except in OFF mode, when VREF itself is disabled). This
maintains the potential at that node and helps to eliminate pops when the pins are re-enabled.

Table 42 Extended Power Down Register (Additional to AC’97 Rev 2.2)

BIT LABEL DEFAULT DESCRIPTION

15 PD15 0 (ON) Disables Crystal Oscillator

14 PD14 0 (ON) Disables left audio DAC

13 PD13 0 (ON) Disables right audio DAC

12 PD12 0 (ON) Disables left audio ADC

11 PD11 0 (ON) Disables right audio ADC

10 PD10 0 (ON) Disables MICBIAS

9 PD9 0 (ON) Disables left headphone mixer

8 PD8 0 (ON) Disables right headphone mixer

7 PD7 0 (ON) Disables speaker mixer

6 PD6 0 (ON) Disables MONO_OUT buffer (pin 33) and phone

mixer

5 PD5 0 (ON) Disables OUT3 buffer (pin 37)

4 PD4 0 (ON) Disables headphone buffers (HPOUTL/R)

3 PD3 0 (ON) Disables speaker outputs (LOUT2, ROUT2)

2 PD2 0 (ON) Disables Line Input PGA (left and right) *

1 PD1 0 (ON) Disables Phone Input PGA *

0 PD0 0 (ON) Disables Mic Input PGA (left and right) *

Note:

*When disabling a PGA, always ensure that it is muted first.

ADDITIONAL POWER MANAGEMENT:

• AUXDAC: see “Auxiliary DAC” section. AUXDAC is OFF by default.

• Touchpanel Interface: see “Controlling the Touchpanel Digitiser / Power Management”.

The touchpanel digitiser is OFF by default.

SLEEP MODE

Whenever the PR4 bit (reg. 26h) is set, the AC-Link interface is disabled, and the WM9712L is in

sleep mode. There is in fact a very large number of different sleep modes, depending on the other

control bits. For example, the low-power standby mode described below is a sleep mode. It is

desirable to use sleep modes whenever possible, as this will save power. The following functions do

not require a clock and can therefore operate in sleep mode:

• Analogue-to-analogue audio (DACs and ADCs unused), e.g. phone call mode

• Pen-down detection

• GPIO and interrupts

• Battery alarm / analogue comparators (but not battery measurement)

The WM9712L can awake from sleep mode as a result of

• A warm reset on the AC-Link (according to the AC’97 specification)

• A signal on a GPIO pin (if the pin is configured as an input, with wake-up enabled – see

“GPIO and Interrupt Control” section)

• A virtual GPIO event such as pen-down, battery alarm, etc. (see “GPIO and Interrupt

Control” section)

w

PD Rev 4.5 August 2006

56

Production Data WM9712L

LOW POWER ST AND BY MODE

If all the bits in registers 26h and 24h are set, then the WM9712L is in low-power standby mode and
consumes very little current. A 1MΩ resistor string remains connected across AVDD to generate

VREF. This is necessary if the on-chip analogue comparators are used (see “Battery Alarm and

Battery Measurement” section), and helps shorten the delay between wake-up and playback
readiness. If VREF is not required, the 1MΩ resistor string can be disabled by setting the SVD bit,

reducing current consumption further.

REGISTER

ADDRESS

58h 10 SVD 0 VREF Disable

Table 43 Disabling VREF (for lowest possible power consumption)

BIT LABEL DEFAULT DESCRIPTION

0: VREF enabled using 1MΩ string (low-power
standby mode)

1 : VREF disabled, 1MΩ string disconnected
(OFF mode)

SAVING POWER AT LOW SUPPLY VOLTAGES

The analogue supplies to the WM9712L can run from 1.8V to 3.6V. By default, all analogue circuitry

on the IC is optimized to run at 3.3V. This set-up is also good for all other supply voltages down to

1.8V. However, at lower voltages, it is possible to save power by reducing the internal bias currents

used in the analogue circuitry. This is controlled as shown below.

REGISTER

ADDRESS

5Ch 6:5 VBIAS 00 Analogue Bias optimization

Table 44 Analogue Bias Selection

BIT LABEL DEFAULT DESCRIPTION

11 : Lowest bias current, optimized for 1.8V

10 : Low bias current, optimized for 2.5V

01, 00 : Default bias current, optimized for 3.3V

w

PD Rev 4.5 August 2006

57

WM9712L Production Data

AC97 DATA AND CONTROL INTERFACE

INTERFACE PROTOCOL

The WM9712Lhas a single AC’97 interface for both data transfer and control. The AC-Link uses 5

wires:

• SDATAIN (pin 8) carries data from the WM9712L to the controller

• SDATAOUT (pin 5) carries data from the controller to the WM9712L

• BITCLK (pin 6) is a clock, normally generated by the WM9712L crystal oscillator and

supplied to the controller. However, BITCLK can also be passed to the WM9712L from
an off-chip generator.

• SYNC is a synchronization signal generated by the controller and passed to the

WM9712L

• RESETB resets the W M9712L to its default state

AC-LINK

SYNC

CONTROLLER

e.g. CPU

Figure 16 AC-Link Interface (typical case with BITCLK generated by the AC97 codec)

BITCLK

SDATAIN

SDATAOUT

RESETB

WM9712L

24.576MHz
XTAL

ANALOGUE

INPUTS /

OUTPUTS

The SDATAIN and SDATAOUT signals each carry 13 time-division multiplexed data streams (slots 0

to 12). A complete sequence of slots 0 to 12 is referred to as an AC-Link frame, and contains a total

of 256 bits. The frame rate is 48kHz. This makes it possible to simultaneously transmit and receive

multiple data streams (e.g. audio, touchpanel, AUXDAC, control) at sample rates up to 48kHz.

Detailed information can be found in the AC’97 (Revision 2.2) specification, which can be obtained at

www.intel.com/labs/media/audio/

Note:

SDATAOUT and SYNC must be held low for when RESETB is applied. These signals must be held

low for the entire duration of the RESETB pulse and especially during the low-to-high transition of

RESETB. If either is set high during reset the AC'97 device may enter test modes. Information

relating to this operation is available in the AC'97 specification or in Wolfson applications note W AN-

0104 available at www.wolfsonmirco.com.

w

PD Rev 4.5 August 2006

58

Production Data WM9712L

INTERFACE TIMING

Test Characteristics:

DBVDD = 3.3V, DCVDD = 3.3V, DGND1 = DGND2 = 0V, T

CLOCK SPECIFICATI ONS

= -25°C to +85°C, unless otherwise stated.

A

t

CLK_HIGH

BITCLK

SYNC

t

CLK_PERIOD

t

SYNC_HIGH

t

SYNC_PERIOD

Figure 17 Clock Specifications (50pF External Load)

PARAMETER SYMBOL MIN TYP MAX UNIT

BITCLK frequency

BITCLK period

BITCLK output jitter

BITCLK high pulse width (Note 1)

BITCLK low pulse width (Note 1)

SYNC frequency

SYNC period

SYNC high pulse width

SYNC low pulse width

12.288 MHz

t

CLK_PERIOD

81.4 ns

750 ps

t

36 40.7 45 ns

CLK_HIGH

t

36 40.7 45 ns

CLK_LOW

48 kHz

t

SYNC_PERIOD

t

SYNC_HIGH

t

SYNC_LOW

1.3 µs

19.5 µs

Note:

1. Worst case duty cycle restricted to 45/55

DATA SETUP AND HOLD

t

CLK_LOW

t

SYNC_LOW

20.8 µs

w

Figure 18 Data Setup and Hold (50pF External Load)
Note:

Setup and hold times for SDATAIN are with respect to the AC’97 controller, not the WM9712L.

PARAMETER SYMBOL MIN TYP MAX UNIT

Setup to falling edge of BITCLK

Hold from falling edge of BITCLK

Output valid delay from rising edge of

t

10 ns

SETUP

t

10 ns

HOLD

t

15 ns

CO

BITCLK

PD Rev 4.5 August 2006

59

WM9712L Production Data

SIGNAL RISE AND FALL TIMES

t

rise

CLK

BITCLK

t

rise

SYNC

SYNC

t

rise

DIN

SDATAIN

t

rise

DOUT

SDATAOUT

Figure 19 Signal Rise and Fall Times (50pF External Load)

PARAMETER SYMBOL MIN TYP MAX UNIT

Incoming signals (from the AC’97 controller to the WM9712L)

SDATAOUT rise time

SDATAOUT fall time

SYNC rise time

SYNC fall time

Outgoing signals (from the WM 9712L to the AC’97 controller)

BITCLK rise time

BITCLK fall time

SDATAIN rise time

SDATAIN fall time

AC-LINK POWERDOWN

t

fall

CLK

t

fall

SYNC

t

fall

DIN

t

fall

DOUT

trise

6 ns

DOUT

tfall

6 ns

DOUT

trise

6 ns

SYNC

tfall

6 ns

SYNC

trise

2 6 ns

CLK

tfall

2 6 ns

CLK

trise

2 6 ns

DIN

tfall

2 6 ns

DIN

w

SLOT 1 SLOT 2

SYNC

BITCLK

SDATAOUT

SDATAIN

WRITE

TO 0X20

DATA PR4

t

S2_PDOWN

DON'T
CARE

Figure 20 AC-Link Powerdown Timing

AC-Link powerdown occurs when PR4 (register 26h, bit 12) is set (see “Power Management”

section).

PARAMETER SYMBOL MIN TYP MAX UNIT

End of Slot 2 to BITCLK and SDATAIN

t

S2_PDOWN

1.0 µs

low

PD Rev 4.5 August 2006

60

Production Data WM9712L

COLD RESET (ASYNCHRONOUS, RESETS REGISTER SETTINGS)

RESETB

BITCLK

t

RST_LOW

t

RST2CLK

Figure 21 Cold Reset Timing
Note:

For correct operation SDATAOUT and SYNC must be held LOW for entire RESETB active
low period otherwise the device may enter test mode. See AC'97 specification or W olfson
applications note W AN104 for more details.

PARAMETER SYMBOL MIN TYP MAX UNIT

RESETB active low pulse width

RESETB inactive to BITCLK startup

t

1.0 µs

RST_LOW

t

162.8 ns

RST2CLK

delay

WARM RESET (ASYNC HRONOUS, PRESERVES REGISTER SETTINGS)

w

Figure 22 Warm Reset Timing

PARAMETER SYMBOL MIN TYP MAX UNIT

SYNC active high pulse width

SYNC inactive to BITCLK startup
delay

t

SYNC_HIGH

t

RST2CLK

1.3 µs

162.4 ns

PD Rev 4.5 August 2006

61

WM9712L Production Data

REGISTER MAP

Note: Highlighted bits differ from the AC’97 specification (newly added for non-AC’97 function, or same bit used in a

different way, or for another function)

Reg Name 1514131211109 87 6 543210Default

00h Reset 0 SE4 SE3 SE2 SE1 SE0 ID9 ID8 ID7 ID6 ID5 ID4 ID3 ID2 ID1 ID0 6174h

02h LOUT2/ROUT2 Volume MU 0 ZC INV 8000h

04h Headphone Volume MU 0 Z C 0 8000h

06h MONOOUT Volume MU 0 0 0 0 0 0 0 ZC 0 0 8000h

08h DAC Tone Control BB 0 0 BC 0 DAT 0 TC 0F0Fh

0Ah P CBEEP Input B2H B2S B2P 0 0 0 0 AAA0h

0Ch PHONE Volume P2H P2S 0 0 0 0 0 0 0 0 0 C008h

0Eh MIC Vol ume 0 M12P M22P 20dB 6808h

10h LINEIN Volume L2H L2S L2P 0 0 0 E808h

12h AU XDAC Volu me / Routi ng A2 H A2S A2P 0 0 0 AXE AAA0 h

14h Sidetone Volume STM 0 000000AD00h

16h OUT3 Volume MU 0 0 0 0 SRC ZC 0 8000h

18h DAC Volume D2H D2S D2P 0 0 0 E808h

1Ah Record Select 0 BOOST R2P

1Ch Record G ain RMU GRL ZC GRR 8000h

20h General Purpose 0 0 3DE 0 0 0 0 0 LB 0 0 0 0 0 0 0 0000h

22h DAC 3D Control 0 0 0 0 0 0 0 0 0 0 3DLC 3DUC 0000h

24h Powerdown PD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 0000h

26h Powerdown Ctrl/Stat 0 PR6 PR5 PR4 PR3 PR2 PR1 PR0 0 0 0 0 REF ANL DAC ADC

28h Extended Audio ID ID1 ID0 0 0 REV1 REV0 AMAP LDAC SDAC CDAC 0 0 VRM SPDIF DRA VRA 0405h

2Ah E xt’d Audio stst/ctrl 0 0 0 0 0 SPCV 0 0 0 0 0 SEN 0 VRA 0410h

2Ch Audio DACs Sample Rate BB80h

2Eh AUXDAC Sample Rate BB80h

32h Audio ADCs Sample Rate BB80h

3Ah S PDIF control V DRS L PRE COPY AUD IB PRO 2000h

4Ch GPIO Pin Confi guration 1 1 1 1 1 0 0 0 0 0 GC5 GC4 GC3 GC2 GC1 0 F83Eh

4Eh GPIO Pin Polarity / Type C1P C2P PP AP TP 1 1 1 1 1 GP5 GP4 GP3 GP2 GP1 1 FFFFh

50h GPIO Pin Sticky C1S C2S PS AS TS 0 0 0 0 0 GS5 GS4 GS3 GS2 GS1 0 0000h

52h GPIO Pin Wake- Up C1W C2W PW AW TW 0 0 0 0 0 GW5 GW 4 GW3 GW2 GW 1 0 0000h

54h GPIO Pin Status C1I C2I PI AI TI 0 0 0 0 0 GI5 GI4 GI3 G I2 GI1 0 GPIO pins

56h GPIO Pin Sharing 1 1 1 1 1 0 0 0 0 0 GE5 GE4 GE3 GE2 1 0 F83Eh

58h Additional Functio ns (1) JIEN FRC SVD 0 0 0 0 0 0 WAKEENIRQ

5Ah Vendor Reserved

5Ch Add. Functi ons (2)

5Eh Vendor Reserved

60h ALC Control B032h

62h ALC / Noise Gate Control ALC ZCNG AT 0 NGG 3E00h

64h AUXDAC input control XSLE 0000h

66h-

Vendor Reserved

74h

76h Digitiser Reg 1 POLL COO CTC SLEN 0006h

78h Digitiser Reg 2 RPR 45W PDEN 0 WAIT PIL 0001h

7Ah Di gitiser Read Back

7Ch Vendor ID1 574Dh

7Eh Vendor ID2 4C12h

AMUTE C1 REF C2 REF

PNDN

B2HVOL

A2HVOL A2SVOL

STVOL

(Extended) RE CVOLL RECVOLR

Default for reg. 26h - pin 47 "hi gh" during reset (recommended for lowest power)

SPSR CC (Category Code)

COMP2DEL

ALCL (target level) HLD (hold time)

ALCSEL

AUXDACSLT

ADCSEL

PRP

ADCSRC

Table 45 WM9712L Register Map

LOUT2 Volume ROUT2 Volume

HPOUTR VolumeHPOUTL Volume

MONOOUT Volume

BASS TRBL

B2SVOL

LMICVOL (Left Only)

LINEINLVOL LINEINRVOL

ALCM ALCVOL

OUT3SRC

Left DAC Volume Right DAC Volume

R2P

BST

Default for reg. 26h - pin 47 "lo w"

MAXGAIN Z C TIMEOUT

ASCII character “W” ASCII character “M”

ASCII character “L” “12” (indicates part number WM9712)

RECSL RECSR

DACSR (Audio DACs Sample Rate)

AUXDACSR ( Auxili ary DAC Sa mple Ra te)

ADCSR (Audio ADCs Sample Rate)

RESERVED FOR TEST

C2SRC

RESERVED FOR TEST

RESERVED. DO NOT WRITE TO THESE REGISTERS

CR SLT

0 0 0 0 0 3000h

DS AMEN ADCO HPF ENT 0000h

ADCD (TOUCHPANEL ADC DATA)

B2PVOL

PHONEIN Vo lume

MICVOL (Mono /Right)MS

A2PVOL

OUT3 Volume

(Extended)

3DDEPTH

SPSA

Die Revision

DCY (decay time) ATK (attack time)

NGTH (threshold)

AUXDAC VAL

DEL

RPUMSK

000Fh

FF00h

0008h

INV

ASSC1SRC VBIAS

0000h

w

PD Rev 4.5 August 2006

62

Production Data WM9712L

REGISTER BITS B Y ADDRESS

Register 00h is a read-only register. Writing any value to this register resets all registers to their default, but does not

change the contents of reg. 00h. Reading the register reveals information about the codec to the driver, as required by the
AC’97 Specification, Revision 2.2

REG

ADDR

00h

Register 02h controls the output pins LOUT2 and ROUT2.

REG

ADDR

02h

Register 04h controls the headphone output pins, HPOUTL and HPOUTR.

REG

ADDR

04h

Register 06h controls the analogue output pin MONOOUT.

REG

ADDR

06h

BIT LABEL DEFAULT DESCRIPTION REFER TO

14:10 SE [4:0] 11000 Indicates a codec from Wolfson Microelectronics

9:6 ID9:6 0101 Indicates 18 bits resolution for ADCs and DACs

5 ID5 1 Indicates that the WM9712L supports bass boost

4 ID4 1 Indicates that the WM9712L has a headphone output

3 ID3 0 Indicates that the WM9712L does not support simulated stereo

2 ID2 1 Indicates that the WM9712L supports bass and treble control

1 ID1 0 Indicates that the WM9712L does not support modem functions

0 ID0 0 Indicates that the WM9712L does not have a dedicated microphone

ADC

Intel’s AC’97
Component
Specification,
Revision 2.2,
page 50

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 MU 1 (mute) Mutes LOUT2 and ROUT2.

13:8 LOUT2 VOL 000000 (0dB) LOUT2 volume

7 ZC 0 (OFF) Enables zero-cross detector

6 INV 0 (not inverted) Inverts LOUT2 (for BTL speaker operation)

5:0 ROUT2 VOL 000000 (0dB) ROUT2 volume

Analogue
Audio Outputs

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 MU 1 (mute) Mutes HPOUTL and HPOUTR.

13:8 HPOUTL VOL 000000 (0dB) HPOUTL volume

7 ZC 0 (OFF) Enables zero-cross detector

5:0 HPOUTR VOL 000000 (0dB) HPOUTR volume

Analogue
Audio Outputs

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 MU 1 (mute) Mutes MONOOUT.

7 ZC 0 (OFF) Enables zero-cross detector

5:0 MONOOUT

VOL

000000 (0dB) MONOOUT volume

Analogue
Audio Outputs

w

PD Rev 4.5 August 2006

63

WM9712L Production Data

Register 08h controls the bass and treble response of the left and right audio DAC (but not AUXDAC).

REG

ADDR

08h

Register 0Ah controls the analogue input pin PCBEEP.

REG

ADDR

0Ah

Register 0Ch controls the analogue input pin PHONE.

REG

ADDR

0Ch

Register 0Eh controls the analogue input pins MIC1 and MIC2.

REG

ADDR

0Eh

Register 10h controls the analogue input pins LINEINL and LINEINR.

REG

ADDR

10h

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 BB 0 (linear) Selects linear bass control or adaptive bass boost

12 BC 0 (low) Selects bass cut-off frequency

11:8 BASS 1111 (OFF) Controls bass intensity

6 DAT 0 (OFF) Enables 6dB pre-DAC attenuation

4 TC 0 (high) Selects treble cut-off frequency

3:0 TRBL 1111 (OFF) Controls treble intensity

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 B2H 1 (mute) Mutes PCBEEP to headphone mixer path

14:12 B2HVOL 010 (0dB) Controls gain of PCBEEP to headphone mixer path

11 B2S 1 (mute) Mutes PCBEEP to speaker mixer path

10:8 B2SVOL 010 (0dB) Controls gain of PCBEEP to speaker mixer path

7 B2P 1 (mute) Mutes PCBEEP to phone mixer path

6:4 B2PVOL 010 (0dB) Controls gain of PCBEEP to phone mixer path

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 P2H 1 (mute) Mutes PHONE to headphone mixer path

14 P2S 1 (mute) Mutes PHONE to speaker mixer path

4:0 PHONEVOL 01000 (0dB) Controls PHONE input gain to all mixers (but not to ADC)

BIT LABEL DEFAULT DESCRIPTION REFER TO

14 M12P 1 (mute) Mutes MIC1 to phone mixer path

13 M22P 1 (mute) Mutes MIC2 to phone mixer path

12:8 LMICVOL 01000 (0dB) Controls volume of MIC1 (left), in stereo mode only

7 20dB 0 (OFF) Enables 20dB gain boost

6:5 MS 00 (MIC1 only) Selects microphone mode. 00=MIC1 only, 01=differential,

10=MIC2 only, 11=stereo

4:0 MICVOL 01000 (0dB) Controls mic volume (except MIC1 in stereo mode)

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 L2H 1 (mute) Mutes LINEIN to headphone mixer path

14 L2S 1 (mute) Mutes LINEIN to speaker mixer path

13 L2P 1 (mute) Mutes LINEIN to phone mixer path

12:8 LINEINLVOL 01000 (0dB) Controls LINEINL input gain to all mixers (but not to ADC)

4:0 LINEINRVOL 01000 (0dB) Controls LINEINR input gain to all mixers (but not to ADC)

Audio DACs,
Tone Control /
Bass Boost

Analogue
Inputs,
PCBEEP Input

Analogue
Inputs,
PHONE Input

Analogue
Inputs,
Microphone
Input

Analogue
Inputs, Line
Input

w

PD Rev 4.5 August 2006

64

Production Data WM9712L

Register 12h controls the output signal of the auxiliary DAC.

REG

ADDR

12h

Register 14h controls the side tone paths.

REG

ADDR

14h

Register 16h controls the analogue output pin OUT3, and also contains one control bit that affects LOUT2 and ROUT2.

REG

ADDR

16h

Register 18h controls the audio DACs (but not AUXDAC).

REG

ADDR

18h

Register 1Ah controls the record selector and the ADC to phone mixer path.

REG

ADDR

1Ah

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 A2H 1 (mute) Mutes AUXDAC to headphone mixer path

14:12 A2HVOL 010 (0dB) Controls gain of AUXDAC to headphone mixer path

11 A2S 1 (mute) Mutes AUXDAC to speaker mixer path

10:8 A2SVOL 010 (0dB) Controls gain of AUXDAC to speaker mixer path

7 A2P 1 (mute) Mutes AUXDAC to phone mixer path

6:4 A2PVOL 010 (0dB) Controls gain of AUXDAC to phone mixer path

0 AXE 0 (0FF) Enables AUXDAC

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 STM 1 (mute) Mutes microphone to headphone mixer path

14:12 STVOL 010 (0dB) Controls gain of microphone to headphone mixer path

11:10 ALCM 11 (mute both) Selects ALC to headphone mixer path. 00=stereo,

01=right only, 10=left only, 11=mute both left and right

9:7 ALCVOL 010 (0dB) Controls gain of ALC to headphone mixer path

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 MU 1 (mute) Mutes OUT3.

10:9 OUT3SRC 00 (-HPOUTL) Selects source of OUT3 signal. 00=-HPOUTL, 01=VREF,

10=HPOUTL+HPOUTR, 11=-MONOOUT

8 SRC 0 (spkr mix) Selects source of LOUT2 and ROUT2 signals. 0=from

speaker mixer, 1=from headphone mixer

7 ZC 0 (disabled) Zero-cross enable

5:0 OUT3VOL 000000 (0dB) OUT3 volume

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 D2H 1 (mute) Mutes DAC to headphone mixer path

14 D2S 1 (mute) Mutes DAC to speaker mixer path

13 D2P 1 (mute) Mutes DAC to phone mixer path

12:8 LDACVOL 01000 (0dB) Controls left DAC input gain to all mixers

4:0 RDACVOL 01000 (0dB) Controls right DAC input gain to all mixers

BIT LABEL DEFAULT DESCRIPTION REFER TO

14 BOOST 0 (OFF) Enables 20dB gain boost for recording

13:12 R2P 11 (mute) Controls ADC to phone mixer path. 00=stereo, 01=left

ADC only, 10=right ADC only, 11=mute left and right

11 R2PBST 0 (OFF) Enables 20dB gain boost for ADC to phone mixer path

10:8 RECSL 000 (mic) Selects left ADC signal source

2:0 RECSR 000 (mic) Selects right ADC signal source

Auxiliary DAC

Audio Mixers,
Side Tone
Control

Analogue
Audio Outputs

Audio DACs

Audio ADC,
Record
Selector

w

PD Rev 4.5 August 2006

65

WM9712L Production Data

Register 1Ch controls the.recording gain.

REG

ADDR

1Ch

Register 20h is a “general purpose” register as defined by the AC’97 specification. Only two bits are implemented in the
WM9712L.

REG

ADDR

20h

Register 22h controls 3D stereo enhancement for the audio DACs.

REG

ADDR

22h

Register 24h is for power management additional to the AC’97 specification. Note that the actual state of each circuit block
depends on both register 24h AND register 26h.

REG

ADDR

24h

* “0” corresponds to “ON”, if and only if the corresponding bit in register 26h is also 0.

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 RMU 1 (mute) Mutes audio ADC input

14 GRL 0 (standard) Selects gain range for PGA of left ADC. 0=0...+22.5dB in

13:8 RECVOLL 000000 (0dB) Controls left ADC recording volume

7 ZC 0 (OFF) Enables zero-cross detector

6 GRR 0 (standard) Selects gain range for PGA of left ADC. 0=0...+22.5dB in

5:0 RECVOLR 000000 (0dB) Controls right ADC recording volume

BIT LABEL DEFAULT DESCRIPTION REFER TO

13 3DE 0 (OFF) Enables 3D enhancement Audio DACs, 3D Stereo

7 LB 0 (OFF) Enables loopback (i.e. feed ADC output data

directly into DAC)

BIT LABEL DEFAULT DESCRIPTION REFER TO

5 3DLC 0 (low) Selects lower cut-off frequency

4 3DUC 0 (high) Selects upper cut-off frequency

3:0 3DDEPTH 0000 (0%) Controls depth of 3D effect

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 PD15 0 * Disables Crystal Oscillator

14 PD14 0 * Disables left audio DAC

13 PD13 0 * Disables right audio DAC

12 PD12 0 * Disables left audio ADC

11 PD11 0 * Disables right audio ADC

10 PD10 0 * Disables MICBIAS

9 PD9 0 * Disables left headphone mixer

8 PD8 0 * Disables right headphone mixer

7 PD7 0 * Disables speaker mixer

6 PD6 0 * Disables MONO_OUT buffer (pin 33) and phone mixer

5 PD5 0 * Disables OUT3 buffer (pin 37)

4 PD4 0 * Disables headphone buffers (HPOUTL/R)

3 PD3 0 * Disables speaker outputs (LOUT2, ROUT2)

2 PD2 0 * Disables Line Input PGA (left and right)

1 PD1 0 * Disables Phone Input PGA

0 PD0 0 * Disables Mic Input PGA (left and right)

1.5dB steps, 1=-17.25...+30dB in 0.75dB steps

1.5dB steps, 1=-17.25...+30dB in 0.75dB steps

Enhancement

Intel’s AC’97 Component
Specification, Revision 2.2, page 55

Audio ADC,
Record Gain

Audio DACs,
3D Stereo
Enhancement

Power
Management

w

PD Rev 4.5 August 2006

66

Production Data WM9712L

Register 26h is for power management according to the AC’97 specification. Note that the actual state of many circuit
blocks depends on both register 24h AND register 26h.

REG

ADDR

Note: PR6 to PR0 default to 1 if pin 47 is held high during reset, otherwise they default to 0.

Register 28h is a read-only register that indicates to the driver which advanced AC’97 features the WM9712L supports.

REG

ADDR

28h

Register 2Ah controls the SPDIF output and variable rate audio.

REG

ADDR

2Ah

Registers 2Ch, 2Eh 32h and control the sample rates for the stereo DAC, auxiliary DAC and audio ADC, respectively.

REG

ADDR

2Ch all DACSR BB80h Controls stereo DAC sample rate

2Eh all AUXDACSR BB80h Controls auxiliary DAC sample rate

32h all ADCSR BB80h Controls audio ADC sample rate

Note: The VRA bit in register 2Ah must be set first to obtain sample rates other than 48kHz

BIT LABEL DEFAULT DESCRIPTION REFER TO

14 PR6 Disables HPOUTL, HPOUTR and OUT3 Buffer

13 PR5 Disables Internal Clock

12 PR4 Disables AC-link interface (external clock off)

11 PR3 Disables VREF, analogue mixers and outputs

10 PR2 Disables analogue mixers, LOUT2, ROUT2 (but not VREF)

9 PR1 Disables Stereo DAC and AUXDAC

8 PR0

3 REF inverse of PR2 Read-only bit, Indicates VREF is ready

2 ANL inverse of PR3 Read-only bit, indicates analogue mixers are ready

1 DAC inverse of PR1 Read-only bit, indicates audio DACs are ready

0 ADC inverse of PR0 Read-only bit, indicates audio ADCs are ready

BIT LABEL DEFAULT DESCRIPTION REFER TO

15:14 ID 00 Indicates that the WM9712L is configured as the primary codec in

11:10 REV 01 Indicates that the WM9712L conforms to AC’97 Rev2.2

9 AMAP 0 Indicates that the WM9712L does not support slot mapping

8 LDAC 0 Indicates that the WM9712L does not have an LFE DAC

7 SDAC 0 Indicates that the WM9712L does not have Surround DACs

6 CDAC 0 Indicates that the WM9712L does not have a Centre DAC

3 VRM 0 Indicates that the W M9712L does not have a dedicated, variable

2 SPDIF 1 Indicates that the WM9712L supports SPDIF output

1 DRA 0 Indicates that the WM9712L does not support double rate audio

0 VRA 1 Indicates that the WM9712L supports variable rate audio

BIT LABEL DEFAULT DESCRIPTION REFER TO

10 SPCV 1 (valid) SPDIF validity bit (read-only)

5:4 SPSA 01 (slots 6, 9) Controls SPDIF slot assignment. 00=slots 3 and 4,

2 SEN 0 (OFF) Enables SPDIF output enable

0 VRA 0 (OFF) Enables variable rate audio

BIT LABEL DEFAULT DESCRIPTION REFER TO

see note

Disables audio ADCs and input Mux

the system.

rate microphone ADC

01=6/9, 10=7/8, 11=10/11

Power
Management

Intel’s AC’97
Component
Specification,
Revision 2.2,
page 59

Digital Audio
(SPDIF)
Output

Variable Rate
Audio /
Sample Rate
Conversion

w

PD Rev 4.5 August 2006

67

WM9712L Production Data

Register 3Ah controls the SPDIF output.

REG

ADDR

3Ah

Register 4Ch to 54h control the GPIO pins and virtual GPIO signals.

REG

ADDR

4Ch all 1 (all inputs)

4Eh all 1 Controls GPIO polarity (actual polarity depends on register

50h all 0 (not sticky) Makes GPIO signals sticky

52h all 0 (OFF) Enables wake-up for each GPIO signal

54h

Register 56h controls the use of GPIO pins for non-GPIO functions.

REG

ADDR

56h

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 V 0 Validity bit; ‘0’ indicates frame valid, ‘1’ indicates frame not

14 DRS 0 Indicates that the WM9712L does not support double rate

13:12 SPSR 10 Indicates that the WM9712L only supports 48kHz

11 L 0 Generation level; programmed as required by user

10:4 CC 0000000 Category code; programmed as required by user

3 PRE 0 Pre-emphasis; ‘0’ indicates no pre-emphasis, ‘1’ indicates

2 COPY 0 Copyright; ‘0’ indicates copyright is not asserted, ‘1’

1 AUDIB 0 Non-audio; ‘0’ indicates data is PCM, ‘1’ indicates non-

0 PRO 0 Professional; ‘0’ indicates consumer, ‘1’ indicates

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 Controls Comparator 1 signal (virtual GPIO)

14 Controls Comparator 2 signal (virtual GPIO)

13 Controls Pen-Down Detector signal (virtual GPIO)

12 Controls ADA signal (virtual GPIO)

11 Controls Thermal sensor signal (virtual GPIO)

10-6 Unused

5 Controls GPIO5 (pin 48)

4 Controls GPIO4 (pin 47)

3 Controls GPIO3 (pin 46)

2 Controls GPIO2 (pin 45)

1

BIT LABEL DEFAULT DESCRIPTION REFER TO

5 GE5 1 (GPIO) Selects between GPIO5 and SPDIF_OUT function for pin 48

4 GE4 1 (GPIO) Selects between GPIO4 and ADA/MASK functionS for pin 47

3 GE3 1 (GPIO) Selects between GPIO3 and PENDOWN function for pin 46

2 GE2 1 (GPIO) Selects between GPIO2 and IRQ function for pin 45

please
refer to
the
register
map

except unused
bits

= status of GPIO
inputs

Controls GPIO1 (pin 44)

valid

SPDIF output (read-only)

sampling on the SPDIF output (read-only)

50/15us pre-emphasis

indicates copyright

PCM format (e.g. DD or DTS)

professional

Controls GPIO configuration as inputs or as outputs (note:
virtual GPIOs can only be inputs)

4Ch AND register 4Eh)

GPIO pin status (read from inputs, write ‘0’ to clear sticky bits)

Digital Audio
(SPDIF)
Output

GPIO and
Interrupt
Control

GPIO and
Interrupt
Control

w

PD Rev 4.5 August 2006

68

Production Data WM9712L

Register 58h controls several additional functions.

REG

ADDR

58h

Register 5Ch controls several additional functions.

REG

ADDR

5Ch

Registers 60h and 62h control the ALC and Noise Gate functions.

REG

ADDR

60h

62h

BIT LABEL DEFAULT DESCRIPTION REFER TO

15:13 COMP2DEL 000 (no delay) Selects Comparator 2 delay Battery Alarm

12 JIEN 0 Enables Jack Insert Detection

11 FRC 0 Forces Jack Insert Detection

10 SVD 0 (enabled) Disables VREF for lowest possible power

consumption

3:2 DIE REV Indicates device revision. 00=Rev.A, 01=Rev.B, 10=Rev.C N/A

1 WAKEEN 0 (no wake-up) Enables GPIO wake-up

0 IRQ INV 0 (not inverted) Inverts the IRQ signal (pin 45)

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 AMUTE 0 Read-only bit to indicate DAC auto-muting Audio DACs, Stereo DACs

14 C1REF 0 (AVDD/2) Selects Comparator 1 Reference Voltage

13:12 C1SRC 00 (OFF) Selects Comparator 1 Signal Source

11 C2REF 0 (AVDD/2) Selects Comparator 1 Reference Voltage

10:9 C2SRC 00 (OFF) Selects Comparator 1 Signal Source

8 DS 0 Selects differential microphone input pins. 0=MIC1

and MIC2, 1=LINEL and LINER

7 AMEN 0 (OFF) Enables DAC Auto-Mute

6:5 VBIAS 00 Selects analogue bias for lowest power, depending

on AVDD supply. 0X=3.3V, 10=2.5V, 11=1.8V

4 ADCO 0 Selects source of SPDIF data. 0=from SDATAOUT,

1= from audio ADC

3 HPF 0 Disables ADC high-pass filter Audio ADC

2 ENT 0 Enables thermal sensor Analogue Audio Outputs,

1:0 ASS 00 Selects time slots for stereo ADC data. 00=slots 3

and 4, 01=7/8, 10=6/9, 11=10/11

BIT LABEL DEFAULT DESCRIPTION REFER TO

15:12 ALCL 1011 (-12dB) Controls ALC threshold

11:8 HLD 0000 (0 ms) Controls ALC hold time

7:4 DCY 0011 (192 ms) Controls ALC decay time

3:0 ATK 0010 (24 ms) Controls ALC attack time

15:14 ALCSEL 00 (OFF) Controls which channel ALC operates on. 00=none,

01=right only, 10=left only, 11=both

13:11 MAXGAIN 111 (+30dB) Controls upper gain limit for ALC

10:9 ZC TIMEOUT 11 (slowest) Controls time-out for zero-cross detection

8 ALCZC 0 (OFF) Enables zero-cross detection for ALC

7 NGAT 0 (OFF) Enables noise gate function

5 NGG 0 (hold gain) Selects noise gate type. 0=hold gain, 1=mute

4:0 NGTH 00000 (-76.5dB) Controls noise gate threshold

Analogue Audio Outputs, Jack
Insertion and Auto-Switching

Power Management

GPIO and Interrupt Control

Battery Alarm

Analogue Inputs,
Microphone Input

Power Management

Digital Audio (SPDIF)
Output

Thermal Sensor

Audio ADC, ADC Slot
Mapping

Audio ADC,
Automatic
Level Control

w

PD Rev 4.5 August 2006

69

WM9712L Production Data

Register 64h controls the input signal of the auxiliary DAC.

REG

ADDR

64h

Registers 76h, 78h and 7Ah control the touchpanel interface.

REG

ADDR

76h

78h

7Ah

read
only

Register 7Ch and 7Eh are read-only registers that indicate to the driver that the codec is a W M9712L.

REG

ADDR

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 XSLE 0 Selects input for AUXDAC. 0=from AUXDACVAL (for DC

signals), 1=from AC-Link slot (for AC signals)

14:12 AUXDACSLT 000 (Slot 5) Selects input slot for AUXDAC (with XSLE=1)

11:0 AUXDACVAL 000000000 AUXDAC Digital Input for AUXDAC (with XSLE=0). 000h=

minimum, FFFh=full-scale

BIT LABEL DEFAULT DESCRIPTION REFER TO

15 POLL 0 Writing “1” starts a measurement (this bit resets itself)

14:12 ADCSEL 000 (none) Selects measurement type

11 COO 0 (OFF) Enables co-ordinate mode

10 CTC 0 (polling) Enables continuous conversions

9:8 CR 00 (93.75Hz) Controls conversion rate in continuous mode
7:4 DEL 0000 (20.8µs) Controls touchpanel settling time

3 SLEN 1 Enables slot readback of touchpanel data

2:0 SLT 10 Selects time slot for readback of touchpanel data

15:14 PRP 00 Selects mode of operation. 00=OFF, 01=pen detect with

wake-up, 10=pen detect without wake-up, 11=running

13 RPR 0 Selects wake-up mode. 0=AC-Link only, 1=AC-Link and

WM9712L auto-wake-up

12 45W 0 (4-wire) Selects 4-wire or 5-wire touchpanel

11 PDEN 0 (always) Selects when touchpanel measurements take place.

0=always, 1=only when pen is down

9 W AIT 0 Controls data readback from register 7Ah. 0=overwrite old

data with new, 1=wait until old data has been read

8 PIL 0 (200µA) Controls current used for pressure measurement. 1=400µA

7:6 MSK 00 (OFF) Controls MASK feature
5:0 RPU 000001 (64kΩ) Controls internal pull-up resistor for pen-down detection

15 PNDN 0 (pen up) Indicates pen status.

14:12 ADCSRC 000 (none) Indicates measurement type

11:0 ADCD 000h Returns data from touchpanel / AUXADC

BIT LABEL DEFAULT DESCRIPTION REFER TO

15:8 F7:0 57h ASCII character “W” for Wolfson 7Ch

7:0 S7:0 4Dh ASCII character “M”

15:8 T7:0 4Ch ASCII character “L” 7Eh

7:0 REV7:0 12h 12 for WM9712L

Auxiliary DAC

Touchpanel
Interface

Intel’s AC’97
Component
Specification,
Revision 2.2,
page 50

w

PD Rev 4.5 August 2006

70

Production Data WM9712L

APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS

DVDD AVDD

GND

AC-LINK

AGND

1

DBVDD

9

DCVDD

13

AVDD2

25

AVDD

38

SPKVDD

43

HPVDD

C6C5C4C3C2C1

5

SDATAOUT

6

BITCLK

8

SDATAIN

10

SYNC

11

RESETB

SPKGND

GND_PADDLE

MONOOUT

HPOUTL

HPOUTR

DGND1
DGND2

AGND1

AGND

HPGND

AGND2

LOUT2

ROUT2

OUT3

4
7

18
26
34
40
42

49

33
35
36

37 +
39
41

GND

AGND

AGND

C21

+

C22

+

C23

+

C24

+

C25

C26

+

DVDD

AVDD

C8

C7

+

+

AGND

GND

Layout Notes:

1. C1 to C6, C9 C11 and C13 should be as close to
the relative WM9712L connecting pin as possible.

2. AGND and DGND should be connected as close
to the WM9712L as po ssible.

3. For added strength and heat dissipation, it is recommended
that the GND_PADDLE(Pin 49) is conne cte d to AGN D .

C15

C16

C17

C18

C19

C20

14
15
16
17

19

20

21
22

23
24

29
30

31

12

X+/BR
Y+/TR
X-/TL
Y-/BL

PCBEEP
PHONE

MIC1
MIC2
LINEINL

LINEINR

COMP1
COMP2
COMP3

CREF

GPIO/SPDIF_OUT

WM9712L

XTLIN

C27

XTLOUT

2

XT

GND

GPIO1

GPIO2/IRQ

GPIO3

GPIO4

MICBIAS

3

C28

VREF

CAP2

44
45
46
47
48

28

27
32

C9

AGND

DBVDD

GNDGND

C11

C10

+

One of the three possible
configurations MUST be used:

R1

R1 - Default power down.
R2 - Default power on & GPIO
function used.

R2

GND - Default power on &
GPIO function not used.

C13

AGND

C14

+

C12

+

See External Components

Descriptions for details

Figure 23 External Components Diagram

w

PD Rev 4.5 August 2006

71

WM9712L Production Data

RECOMMENDED COMPONENTS VALUES

COMPONENT

REFERENCE

C1 - C6 100nF

C7 - C8 10uF

C9 100nF

C10 10uF

C11 100nF De-coupling for VREF

C12 10uF

C13 100nF

C14 10uF

C27 & C28 22pF

C15 - C20 1uF

C21 - C23 2.2uF
C24 - C26 220µF

R1 100kΩ
R2 100kΩ

XT 24.576MHz

Table 46 External Components Descriptions

SUGGESTED

VALUE

DESCRIPTION

De-coupling for DBVDD,DCVDD,TPVDD,AVDD,SPKVDD,HPVDD

Reservoir capacitor for DVDD, AVDD. Should the supplies use separate sources then
additional capacitors will be required of each additional source.

De-coupling for CAP2.

Reservoir capacitor for CAP2

Reservoir capacitor for VREF

De-coupling for MICBIAS - Not required if MICBIAS output is not used

Reservoir capacitor for MICBIAS - Not required if MICBIAS output is not used

Required when used with a parallel resonant crystal.

AC coupling capacitors

Output AC coupling capacitors to remove VREF DC level from outputs

Output AC coupling capacitors to remove VREF DC level from outputs.

Pull-up resistor, ensures that all circuit blocks are OFF by default

Pull down resistor, ensures that all circuit blocks are ON by default

AC'97 master clock frequency. A bias resistor is not required but if connected will not
affect operation if the value is large (above 1MΩ)

Note:

1. For Capacitors C7, C8, C10, C12 and C14 it is recommended that very low ESR components are used.

LINE OUTPUT

The headphone outputs, HPOUTL and HPOUTR, can be used as stereo line outputs. The speaker

outputs, LOUT2 and ROUT2, can also be used as line outputs, if LOUT2 is not inverted for BTL

operation (INV = 0). Recommended external components are shown below.

C1

1uFR1100 Ohm

1uF

C2

R2

100 Ohm

HPGND

HPGND

WM9712L

HPOUTL /

LOUT2

HPOUTR /

ROUT2

Figure 24 Recommended Circuit for Line Output

The DC blocking capacitors and the load resistance together determine the lower cut-off frequency,
fc. Assuming a 10 kΩ load and C1, C2 = 10µF:

fc = 1 / 2π (R

) C1 = 1 / (2π x 10.1kΩ x 1µF) = 16 Hz

L+R1

LINE-OUT

SOCKET

(LEFT)

LINE-OUT

SOCKET

(RIGHT)

w

Increasing the capacitance lowers fc, improving the bass response. Smaller values of C1 and C2 will

diminish the bass response. The function of R1 and R2 is to protect the line outputs from damage

when used improperly.

PD Rev 4.5 August 2006

72

Production Data WM9712L

AC-COUPLED HEADPHONE OUTPUT

The circuit diagram below shows how to connect a stereo headphone to the WM9712L.

HPOUTL

HPOUTR

WM9712L

HPGND = 0V

Figure 25 Simple Headphone Output Circuit Diagram

The DC blocking capacitors C1 and C2 together with the load resistance determine the lower cut-off

frequency, fc. Increasing the capacitance lowers fc, improving the bass response. Smaller
capacitance values will diminish the bass response. For example, with a 16Ω load and C1 = 220µF:

fc = 1 / 2π R

= 1 / (2π x 16Ω x 220µF) = 45 Hz

LC1

C1 220uF

C2 220uF

DC COUPLED (CAPLESS) HEADPHONE OUTPUT

In the interest of saving board space and cost, it may be desirable to eliminate the 220µF DC

blocking capacitors. This can be achieved by using OUT3 as a headphone pseudo-ground, as shown

below.

HPOUTL

WM9712L

HPOUTR

OUT3 = AVDD/2

Figure 26 Capless Headphone Output Circuit Diagram (OUT3SRC = 10)

As the OUT3 pin produces a DC voltage of AVDD/2, there is no DC offset between

HPOUTL/HPOUTR and OUT3, and therefore no DC blocking capacitors are required. However, this

configuration has some drawbacks:

• The power consumption of the WM9712L is increased, due to the additional power

consumed in the OUT3 output buffer.

• If the DC coupled output is connected to the line-in of a grounded piece of equipment,

then OUT3 becomes short-circuited. Although the built-in short circuit protection will
prevent any damage to the WM9712L, the audio signal will not be transmitted properly.

• OUT3 cannot be used for another purpose

w

PD Rev 4.5 August 2006

73

WM9712L Production Data

BTL LOUDSPEAKER OUTPUT

LOUT2 and ROUT2 can differentially drive a mono 8Ω loudspeaker as shown below.

-1

WM9712L

INV = 1

Figure 27 Speaker Output Connection (INV = 1)

The right channel is inverted by setting the INV bit, so that the signal across the loudspeaker is the

sum of left and right channels.

COMBINED HEADSET / BTL EAR SPEAKER

In smartphone applications with a loudspeaker and separate ear speaker (receiver), a BTL ear

speaker can be connected at the OUT3 pin, as shown below.

OUT3

WM9712L

HPOUTL

HPOUTR

HPGND = 0V

LOUT2VOL

ROUT2VOL

BTL ear
speaker

LOUT2

ROUT2

Stereo: V

Mono: V

= R-(-L) = L+R

SPKR

= M-(-M) = 2M

SPKR

Figure 28 Combined Headset / BTL Ear Speaker (OUT3SRC = 00)

The ear speaker and the headset play the same signal. Whenever the headset is plugged in, the

headphone outputs are enabled and OUT3 disabled. When the headset is not plugged in, OUT3 is

enabled (see “Jack Insertion and Auto-Switching”)

COMBINED HEADSET / SINGLE-ENDED EAR SPEAKER

Instead of a BTL ear speaker, a single-ended ear speaker can also be used, as shown below.

OUT3

WM9712L

HPOUTL

HPOUTR

HPGND = 0V

Figure 29 Combined Headset / Single-ended Ear Speaker (OUT3SRC = 01)

ear speaker
(single-ended)

w

PD Rev 4.5 August 2006

74

Production Data WM9712L

JACK INSERT DETECTION

The circuit diagram below shows how to detect when a headphone or headset has been plugged into

the headphone socket. It generates an interrupt, instructing the controller to enable HPOUTL and

HPOUTR and disable OUT3.

interrupt

logic

Figure 30 Jack Insert Detection Circuit

The circuit requires a headphone socket with a switch that closes on insertion. It detects both

headphones and phone headsets. Any GPIO pin can be used, provided that it is configured as an

input.

HOOKSWITCH DETECTION

The circuit diagram below shows how to detect when the “hookswitch” of a phone headset is pressed

(pressing the hookswitch is equivalent to lifting the receiver in a stationary telephone).

WM9712L

interrupt

logic

Figure 31 Hookswitch Detection Circuit

HPOUTR
HPOUTL

100k

GPIO

HPOUTR
HPOUTL
AGND

MICL/MICR

GPIO

MICBIAS

DBVDD

Ω

680

Ω −

+

+

+

2.2k

­LR

-

switch closes

on insertion

+

­LR

-

MIC

47

Ω

Ω

PHONE HEADSET

HOOK
SWITCH

w

The circuit uses a GPIO pin as a sense input. The impedance of the microphone and the resistor in
the MICBIAS path must be such that the potential at the GPIO pin is above 0.7×DBVDD when the
hookswitch is open, and below 0.3×DBVDD when it is closed.

PD Rev 4.5 August 2006

75

WM9712L Production Data

PACKAGE DRAWING

FL: 48 PIN QFN PLASTIC PACKAGE 7

D2

H

D2/2

EXPOSED
GROUND
PADDLE

W

36

25

(A3)

SEATING PLANE

C

37

24

e

BOTTOM VI EW

SIDE VIEW

(A3)

b

Exposed lead Half etch tie bar

Symbols Dimensions (mm)

MIN NOM MAX NOTE

A
A1
A3

0.80 0.90 1.00
0

0.02

0.20 REF

b
D

7.00 BSC

D2

E2

E

e

G
H

L

0.30

T

W

7.00 BSC

5.15 5.255.00

0.5 BSC

0.213

0.1

0.4

0.1

0.2

Tolerances of Form and Position
aaa
bbb
ccc
REF

JEDEC, MO-220, VARIATION VKKD-2

0.15

0.10

0.10

X 7 X 0.9 mm BODY, 0.50 mm LEAD PITCH

SEE DETAIL 1

48

6

13

T

G

DETAIL 3

L

1

E2/2

12

b

DETAIL 3

E2

SEE DETAIL 2

A

A1

2 X

2 X

INDEX AREA
(D/2 X E/2)

Cccc

C0.08

Caaa

Caaa

DETAIL 1

EXPOSED
GROUND
PADDLE

0.05

0.300.250.18

1

5.255.155.00

0.50

R = 0.3MM

D

TOP VIEW

DETAIL 2

Datum

R

DM029.E

1

Terminal
tip

e/2

e

E

NOTES:

1. DIMENSION b APPLIED TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 mm AND 0.30 mm FROM TERMINAL TIP.

2. ALL DIMENSIONS ARE IN MILLIMETRES

3. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-002.

4. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

6. REFER TO APPLICATION NOTE WAN_0118 FOR FURTHER INFORMATION REGARDING PCB FOOTPRINTS AND QFN PACKAGE SOLDERING.

w

PD Rev 4.5 August 2006

76

Production Data WM9712L

IMPORTANT NOTICE

Wolfson Microelectronics plc (“Wolfson”) products and services are sold subject to Wolfson’s terms and conditions of sale,
delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the
right to make changes to its products and specifications or to discontinue any product or service without notice. Customers
should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty.
Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating
safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer
product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for
such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson’s products are not intended for use in life support systems, appliances, nuclear systems or systems where
malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage.
Any use of products by the customer for such purposes is at the customer’s own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other
intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or
services might be or are used. Any provision or publication of any third party’s products or services does not constitute
Wolfson’s approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document
belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is
accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is
not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in
this datasheet or in Wolfson’s standard terms and conditions of sale, delivery and payment are made, given and/or
accepted at that person’s own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any
reliance placed thereon by any person.

ADDRESS:

Wolfson Microelectronics plc

26 Westfield Road

Edinburgh

EH11 2QB

United Kingdom

Tel :: [phone]

Fax :: [phone]

Email :: [e-mail]

w

PD Rev 4.5 August 2006

77