Texas Instruments CDC208DW, CDC208DBLE, CDC208N, CDC208DWR Datasheet
CDC208
DUAL 1-LINE TO 4-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS109F – APRIL 1990 – REVISED OCTOBER 1998
D
Low-Skew Propagation Delay
Specifications for Clock-Driver
DW PACKAGE
(TOP VIEW)
Applications
D
TTL-Compatible Inputs and
CMOS-Compatible Outputs
D
Flow-Through Architecture Optimizes
PCB Layout
D
Center-Pin VCC and GND Pin
Configurations Minimize High-Speed
Switching Noise
D
EPIC
(Enhanced-Performance Implanted
CMOS) 1-µm Process
D
500-mA Typical Latch-Up Immunity at
1Y2
1Y3
1Y4
GND
GND
GND
GND
2Y1
2Y2
2Y3
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
1Y1
1A
1OE1
1OE2
V
CC
V
CC
2A
2OE1
2OE2
2Y4
125°C
D
Package Options Include Plastic
Small-Outline (DW)
description
The CDC208 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew
for clock distribution (see Figure 2). The device also offers two output-enable (OE1
circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level
independent of the signal on the respective A input.
and OE2) inputs for each
Skew parameters are specified for a reduced temperature and voltage range common to many applications.
The CDC208 is characterized for operation from –40°C to 85°C.
FUNCTION TABLES
INPUTS
1OE1 1OE2 1A 1Y1 1Y2 1Y3 1Y4
L L L L L L L
L LHHHHH
LHXLLLL
HLXHHHH
HHXZZZZ
INPUTS OUTPUTS
2OE1 2OE2 2A 2Y1 2Y2 2Y3 2Y4
L L L L L L L
L LHHHHH
LHXLLLL
HLXHHHH
HHXZZZZ
OUTPUTS
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1998, Texas Instruments Incorporated
1
CDC208
DUAL 1-LINE TO 4-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS109F – APRIL 1990 – REVISED OCTOBER 1998
logic symbol
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
†
1OE1
1OE2
1A
2OE1
2OE2
2A
18
17
19
13
12
14
X/Y
1
2
1
V4
23G5
EN
1
4, 5
4, 5
4, 5
4, 5
logic diagram (positive logic)
1OE1
1OE2
18
17
20
10
11
1Y1
1
1Y2
2
1Y3
3
1Y4
8
2Y1
9
2Y2
2Y3
2Y4
20
1Y1
1
1Y2
1A
2OE1
2OE2
2A
19
13
12
14
10
11
2
1Y3
3
1Y4
8
2Y1
9
2Y2
2Y3
2Y4
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CDC208
DUAL 1-LINE TO 4-LINE CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS109F – APRIL 1990 – REVISED OCTOBER 1998
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
Output voltage range, V
Input clamp current, I
Output clamp current, I
Continuous output current, I
Continuous current through V
Maximum power dissipation at T
(see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
(see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
(VI < 0 or VI > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IK
(VO < 0 or VO > VCC) ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
OK
(VO = 0 to VCC) ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
or GND ±200 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
= 55°C (in still air) (see Note 2) 1.6 W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
A
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the
Data Book
, literature number SCBD002B.
Package Thermal Considerations
application note in the 1994
ABT Advanced BiCMOS T echnology
recommended operating conditions
MIN NOM MAX UNIT
V
CC
V
IH
V
IL
V
I
I
OH
I
OL
∆t/∆v Input transition rise or fall rate 0 10 ns/V
f
clock
T
A
Supply voltage 4.5 5 5.5 V
High-level input voltage 2 V
Low-level input voltage 0.8 V
Input voltage 0 V
High-level output current –24 mA
Low-level output current 24 mA
Input clock frequency 60 MHz
Operating free-air temperature –40 85 °C
CC
V
†
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
Loading...