![](/html/a0/a091/a091e7e4cb45b364ab6ac076d43d003d9472cc9cfb29f3b1b3c3620b2edce0fa/bg1.png)
5150-pixel CCD Linear Sensor (B/W)
Description
The ILX553A is a reduction type CCD linear sensor
developped for DPPC, multifunction printers. This
sensor reads A4-size documents at a density of 600
DPI at high speed of 16MHZ.
Features
• Number of effective pixels: 5150 pixels
• Pixel size: 7µm × 7µm (7µm pitch)
• Clamp circuit is on-chip
• Ultra high sensitivity/Ultra low lag
• Maximum data rate: 16MHz
• Single 12V power supply
• Input clock pulse: CMOS 5V drive
• Package: 22 pin Plastic DIP (400mil)
ILX553A
22 pin DIP (Plastic)
Block Diagram
φROG
16
Absolute Maximum Ratings
• Supply voltage VDD 15 V
• Operating temperature –10 to +60 °C
• Storage temperature –30 to +80 °C
Pin Configuration (Top View)
GND
GND
GND
GND
V
OUT
VDD
GND
φ1
GND
GND
GND
10
11
1
2
3
4
5
6
7
8
9
1
5150
22
21
20
19
18
17
16
15
14
13
12
GND
GND
φLH
φRS
GND
φCLP
φROG
φ2
GND
GND
GND
φ2
φLH
DD
V
15
20
6
Driver
D
D64
S5150
S1
Read out gate
D63
D15
D14
CCD register
5
OUT
V
8
19
17
φ1
φRS
φCLP
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
– 1 –
E00X48-PS
![](/html/a0/a091/a091e7e4cb45b364ab6ac076d43d003d9472cc9cfb29f3b1b3c3620b2edce0fa/bg2.png)
Pin Description
ILX553A
Pin No. Symbol Description
1
2
3
4
5
6
7
8
9
10
11
GND
GND
GND
GND
VOUT
VDD
GND
φ1
GND
GND
GND
GND
GND
GND
GND
Signal out
12V power supply
GND
Clock pulse input
GND
GND
GND
Recommended Supply Voltag e
Item Min.
VDD 11.4
Typ.
12.0
Max.
12.6
Pin No. Symbol Description
12
13
14
15
16
17
18
19
20
21
22
GND
GND
GND
φ2
φROG
φCLP
GND
φRS
φLH
GND
GND
GND
GND
GND
Clock pulse input
Clock pulse input
Clock pulse input
GND
Clock pulse input
Clock pulse input
GND
GND
Unit
V
Clock Characteristics
Item Min.
Input capacity of φ1, φ2
Input capacity of φLH
Input capacity of φRS
∗1
∗1
Input capacity of φCLP
Input capacity of φROG
Symbol
Cφ1, Cφ2
CφLH
CφRS
∗1
CφCLP
CφROG
—
—
—
—
—
Typ.
400
10
10
10
10
Clock Frequency
Item Min.
φ1, φ2, φLH, φRS, φCLP —
fφ1, fφ2, fφLH, fφRS, fφCLP
Symbol
Input Clock Pulse Voltage Condition
Item
φ1, φ2, φLH, φRS, φCLP, φROG
pulse voltage
High level
Low level
Min.
4.75
0
Typ.
5.0
—
Max.
—
—
—
—
—
Max.
5.25
0.1
Typ.
1
Unit
pF
pF
pF
pF
pF
Unit
V
V
Max.
16
Unit
MHz
– 2 –
![](/html/a0/a091/a091e7e4cb45b364ab6ac076d43d003d9472cc9cfb29f3b1b3c3620b2edce0fa/bg3.png)
Electrooptical Characteristics (Note 1)
ILX553A
Ta = 25°C, VDD = 12V, fφR = 2MHz, Input clock = 5Vp-p,
Light source = 3200K, IR cut filter CM-500S (t = 1.0mm)
Item Min.
Sensitivity
Sensitivity nonuniformity
Saturation output voltage
Saturation exposure
Dark voltage average
Symbol
R
PRNU
VSAT
SER
VDRK
11.8
—
1
—
—
Typ.
14.8
4
2
0.14
0.3
Max.
17.8
10
—
—
2
Unit
V/(lx · s)
%
V
lx · s
mV
Remarks
Note 2
Note 3
Note 4
Note 5
Note 6
Dark signal nonuniformity
Image lag
Supply current
Total transfer efficiency
Output impedance
Offset level
DSNU
IL
IVDD
TTE
ZO
VOS
—
—
—
92
—
—
0.6
0.02
15
98
230
6.2
3
—
30
—
—
—
mV
%
mA
%
Ω
V
Note 7
—
—
—
Note 8
Notes
1) In accordance with the given electrooptical characteristics, the even black level is defined as the average
value of D14, D15, to D62.
2) For the sensitivity test light is applied with a uniform intensity of illumination.
3) PRNU is defined as indicated below. Ray incidence conditions are the same as for Note 2.
VOUT = 500mV (Typ.)
PRNU = × 100 [%]
(VMAX – VMIN)/2
VAVE
The maximum output of 5150 pixels is set to VMAX, the minimum output to VMIN and the average output to
VAVE.
4) Use below the minimum value of the saturation output voltage.
5) Saturation exposure is defined as follows.
SE =
VSAT
R
6) Optical signal accumulated time τ int stands at 10ms.
7) VOUT = 500mV (Typ.)
8) VOS is defined as indicated bellow.
VOUT
VOS
GND
– 3 –
![](/html/a0/a091/a091e7e4cb45b364ab6ac076d43d003d9472cc9cfb29f3b1b3c3620b2edce0fa/bg4.png)
Clock Timing Chart 1
φ2
OUT
5
0
3
2
5
0
5
0
5
0
5
0
Note) The transfer pulses (φ1, φ2, φLH) must have more than 5220 cycles.
1
D1
4
D3
D2
Dummy signal (63 pixles)
D13
Optical black (49 pixles)
D15
D14
1-line output period (5220 pixles)
D61
D62
D63
S1
S2
S5148
S5149
S5150
D64
D65
φROG
φ1
φLH
φRS
– 4 –
φCLP
V
ILX553A