3. Total blocks’ Unit & Jumper Summury.........................................................................................................15
3.1 Function Blocks.....................................................................................................................................15
S3F401F EVB (Evaluation Board) is a compact platform that is suitable for code development of SAMSUNG's
S3F401F 16-/32-bit RISC microcontroller for an inverter motor and general purpose application.
EVB is consists of several blocks, which can make operate the function of S3F401F. Those functions are from the
followings:
Adjustable voltage regulator out is 3.2V
Board Master Power SwitchSW6
UART
Support to protocol for RS-232
Physical interface circuit connected to standard PC through DB9(female)
Interface driver IC MAX3221
Synchronous Serial Port
Provide SSP, SPI serial communication with external devices (master or slave)
SSP serial EEPROM (8K * 8bit): X25650
SSP serial EEPROM (4K * 16bit): 64LC40S
LED IO Port output control display
JTAG Connection 20Way JTAG connector (Multi-ICE Interface, Trace 32 etc.)
1.2 SYSTEM REQUIREMENTS
This section describes the hardware and software system requirements.
Software Requirements
ARM Compiler SW
ARM Debugger SW
Hardware Requirements
S3F401F EVB Board Set
Power Supply DC 7~12V ( Recommend Default 12V)
Debugger (Multi-ICE or Trace 32 etc.)
PC(Pentium, 32MB RAM for Windows 95, or 64MB RAM for Windows NT)
COM Port for serial communication
Parallel Port (If using Multi-ICE)
3
EVALUATION BOARD MANUAL S3F401F_BD_UM_REV1.00
1.3 BOARD COMPONENTS
The board consists of the followings.
S3F401F Micro-controller
64LC40S and X25650 as a serial EEPROM for SSP
2 x DSUB Connector for RS-232
2 x Header groups for IMC function
1 x Buzzer
6 x Switches: IRQ x 2, Power, Reset
4 x LED: Power x1, IO Port output x 3
A regulator to generate 3.3V
4MHz Crystal as a master system clock source
Switches for ADC input capacitor selection
7-segment (4-digit) display circuit
A standard 20-pin JTAG interface connector
Dual-line header pins for a port level or signal
53 x Jumpers for function setting control
15 x TP (Test Pole) to check specific pins relating to the digital, analog, PLL power and clock
4
EVALUATION BOARD MANUAL S3F401F_BD_UM_REV1.00
2. CONFIGURATION
IMC1 HEADER CONNECTOR
Page 1-11
SSP BLOCK
Buzzer
JTAG
12-bit ADC BLOCK
Page 1 -12
MODE SETTING BLOCK
Page 1-7
Page 1-9
POWER BLOCK
Page 1-6
Main OSC
7-SEGMENT
Page 1-10
S3F401FX
IMC0 HEADER CONNECTOR
Page 1-11
UART BLOCK
Page 1-8
Figure 2. S3F401F Evaluation Board Top-view
5
EVALUATION BOARD MANUAL S3F401F_BD_UM_REV1.00
2.1 DETAILED BLOCK CONFIGURATIONS
2.1.1 Power Block
4
1
① CN1, CN2, J23: Power Supply Connector
CN1 : VIN
CN2 : GND
J23 : DC adapter connector
5
2
3
② U7: Adjustable Voltage Regulator
3.3V generator J VDD33, VDDCORE, VDDIO
③ SW6: Power Switch
④ DS4: Power Display LED
VDD33 Power-on status display
⑤ J22: Jumper Setting
Selection VDDCORE / VDDIO
1-2 connection: The VDD of each block is connected to VDD33.