DrMOS Supporting, 1/2/3
Phase Power Controller
with SVID Interface for
Desktop and Notebook
VR12.5 & VR12.6 CPU
http://onsemi.com
Applications
The NCP81105 is a DrMOS supporting controller optimized for
Intel® VR12.5 & VR12.6 compatible CPUs. The controller combines
true differential voltage sensing, differential inductor DCR current
sensing, input voltage feed−forward, and adaptive voltage positioning
to provide accurately regulated power for both Desktop and Notebook
CPU applications. The control system is based on Dual−Edge
pulse−width modulation (PWM), to provide the fastest initial response
to dynamic load events plus reduced system cost. The NCP81105 is
compatible with DrMOS type power stages such as NCP5367,
NCP5368, NCP5369 and NCP5338.
The NCP81105’s output can be configured to operate in single phase
during light load operation − improving overall system efficiency. A
high performance operational error amplifier is provided to simplify
compensation of the system. Patented Dynamic Reference Injection
further simplifies loop compensation by eliminating the need to
compromise between closed−loop transient response and Dynamic
VID performance. Patented Total Current Summing provides highly
accurate current monitoring for droop and digital current monitoring.
1ENLogic input. Logic high enables the NCP81105 and logic low disables it.
2VCCPower for the internal control circuits. A decoupling capacitor must be connected from this pin to ground.
3VR_HOT#Open drain (logic level) output for over−temperature reporting. Low indicates high temp.
4SDIOBidirectional Serial VID data interface.
5ALERT#Open drain Serial VID ALERT# output.
6SCLKSerial VID clock input.
7ROSCThis pin outputs a constant current. A resistance from this pin to ground programs the switching fre-
8VR_RDYOpen drain output. High indicates that the NCP81105 is regulating the output.
9TSENSETemperature sense input.
10OD#Phase Disabling Output, tied to the Enable, SMOD or ZCD_EN# pin of phases 2 and 3 DrMOS. Except
11SMODPhase 1 Zero Cross Detection (ZCD) disable output. In PS2 & PS3, SMOD pulls LOW when phase 1
12PWM2PWM output to Phase 2 DrMOS
13PWM3PWM output to Phase 3 DrMOS
14PWM1PWM output to Phase 1 DrMOS
15DRVONEnable output for DrMOS
16IMAXDuring startup, a resistor from this pin to ground programs ICC_MAX.
17INT_SELDuring startup, a resistor from this pin to ground programs the low frequency compensator pole of the
18CSP1Positive input to phase 1 current sense amplifier for balancing phase currents
19CSN1Negative input to phase 1 current sense amplifier
20CSP3Positive input to phase 3 current sense amplifier for balancing phase currents
21CSN3Negative input to phase 3 current sense amplifier
22CSP2Positive input to phase 2 current sense amplifier for balancing phase currents
23CSN2Negative input to phase 2 current balance sense amplifier
24CSREFNon−inverting input for the total output current sense amplifier. Also, the absolute OVP input.
25CSSUMInverting input of total output current sense amplifier.
26CSCOMPOutput of total output current sense amplifier.
27ILIMInput to program the over−current shutdown threshold.
28IOUTTotal current monitor output. A resistor from this pin to ground calibrates SVID output current reporting.
29VRMPVDC applied to this pin provides feed−forward compensation for the pulsewidth modulator. The current
30VBOOTDuring startup, a resistor from this pin to ground programs the BOOT voltage
31DGAINDuring startup, a resistor from this pin to ground programs the scaling of the output Droop with respect to
32COMPOutput of the error amplifier.
33FBError amplifier voltage feedback input.
34DIFFOUTOutput of the differential remote sense amplifier.
35VSNInverting input to the differential remote sense amplifier (VSS sense).
36VSPNon−inverting input to the differential remote sense amplifier (VCC sense).
37GNDPower supply return (QFN Flag)
SymbolDescription
quency.
in PS0 mode, this output pulls low to disable the DrMOS if connected to an enable input. If connected to
a DrMOS SMOD or ZCD_EN# input, both HS & LS FETs are held off since PWM2 & PWM3 are also low.
Actively pulls high in PS0 mode.
inductor current is negative to perform (or allow the DrMOS ZCD function to perform) diode emulation,
and pulls HIGH when phase 1 inductor current is positive. In PS0 & PS1, SMOD stays high to force the
phase 1 DrMOS into Continuous Conduction.
NCP81105 voltage control feedback loop.
into this pin controls the slope of PWM ramp. A low voltage on this pin will inhibit NCP81105 startup.
the total output current signal produced between CSCOMP and CSREF.
http://onsemi.com
4
NCP81105, NCP81105H
DRVON
PWM1
SMOD
NCP81105
PWM2
PWM3
OD#
VCIN
EN
DRMOS
PWM
SMOD
VCIN
EN
DRMOS
PWM
SMOD
VCIN
EN
DRMOS
PWM
SMOD
VIN
BOOT
CB1
PHASE
VSWH
VIN
BOOT
CB2
PHASE
VSWH
VIN
BOOT
CB3
PHASE
VSWH
COUT
Figure 3. Three Phase Application Diagram
http://onsemi.com
5
close to L1
OD#
PWM2
PWM3
SMOD
place
1nF
DRVON
PWM1
R25
75.0K
RT12
220K
11.0K
R31
C81
INT_SEL
IMAX
NCP81105, NCP81105H
VR_RDY
ALERT
SCLK
SDIO
R162
130
R78
R155
130
43.2
TSENSE
10
OD#
11
SMOD
12
PWM2
13
PWM3
14
PWM1
15
DRVON
16
IMAX
17
INT_SEL
18
CSP1
VR_RDY
R154
80.6K
TSENSE9VRHOT#
VR_RDY8VCC2EN
ROSC
CSN3
CSN1
CSP3
20
19
SCLK
ALERT_VR
SDIO
ROSC
5
4
7
SCLK6ALERT#
SDIO
NCP81105
CSREF
CSN2
CSP2
22
24
21
23
R157
75.0
R156
VR_HOT
54.9
1uF
VCC
VR_HOT
3
1
DIFFOUT
U1
DGAIN
VBOOT
CSCOMP
CSSUM
ILIM
25
27
26
C79
EPAD
COMP
VRMP
IOUT
V_1P05_VCCP
ENABLE
V5S
4.99
ENABLE
R71
R161
1.0K
37
36
VSP
35
VSN
34
33
FB
32
31
30
29
28
0.15uF
C61
VCCU
IMON
VRMP
VCC_SENSE
R48100
1nF
VSP
69.8K
VSS_SENSE
VSENSE
C51
VBOOT
R19
R34100
VSN
DGAIN
DIFFOUT
R371.00K
FB
10pF
C57
COMPDIFFOUT
R50
37.4
C56
270pF
R43
4.75K
R26
51.1K
790kHz switching frequency
95A maximum output current
114A current limit
1.5mOhm loadline
1.7V boot voltage
CSP2
CSN1
CSN2
CSP3
CSP1
CSN3
10nF
C66
10.0
CSREF
R185
22nF
C80
CSCOMP
ILIM
17.4K
68pF
CSSUM
10.0K
R9
C156
100K
23.7K
R18
C155
680pF
R140
R38
0.01uF
73.2K
165K
10.0
1.0K
C82
RCS11
RCS12
R8
22nF
C83
R40
VDC
10.0K
RT11
220K
close
to L1
R139
100K
R10
place
R12
10.0
22nF
C85
100K
10.0K
R138
R27
CSN1
CSPP1
CSN3
CSPP3
CSN2
Figure 4. Three Phase Control Circuit Application
http://onsemi.com
6
CSPP2
PWM3
DRVON
OD#
NCP81105, NCP81105H
10uF
CA3
PWM1
DRVON
SMOD
10uF
CA1
6
36
41
5
37
16
17
18
19
20
21
22
23
24
25
26
27
28
LOCATE IN CENTER OF SOCKET rPGA989 CAVITY (PRIMARY SIDE)