Motorola MC1670L Datasheet
SEMICONDUCTOR TECHNICAL DATA
4–356
REV 5
Motorola, Inc. 1996
3/93
Master slave construction renders the MC1670 relatively insensitive to the
shape of the clock waveform, since only the voltage levels at the clock inputs
control the transfer of information from data input (D) to output.
When both clock inputs (C1 and C2) are in the low state, the data input
affects only the “Master” portion of the flip-flop. The data present in the “Master”
is transferred to the “Slave” when clock inputs (C1 “OR” C2) are taken from a
low to a high level. In other words, the output state of the flip-flop changes on the
positive transition of the clock pulse.
While either C1 “OR” C2 is in the high state, the “Master” (and data input) is
disabled.
Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.
Power Dissipation = 220 mW typ (No Load)
f
Tog
= 350 MHz typ
TRUTH TABLE
R S D C Q
n+1
L
H
H
L
L
L
L
L
L
H
L
H
L
L
L
L
L
L
X
X
X
L
L
L
H
H
H
X
X
X
L
H
H
L
H
L
N.D.
Q
n
L
Q
n
Q
n
H
Q
n
ND = Not Defined
C = C1 + C2
ELECTRICAL CHARACTERISTICS
–30°C +25°C +85°C
Characteristic Symbol
Min Max Min Max Min Max
Unit
Power Supply Drain Current I
E
— — — 48 — — mAdc
Input Current
Set, Reset
Clock
Data
I
inH
—
—
—
—
—
—
—
—
—
550
250
270
—
—
—
—
—
—
µAdc
Switching Times
Propagation Delay
t
pd
1.0 2.7 1.1 2.5 1.1 2.9
ns
Rise Time (10% to 90%) t
+
0.9 2.7 1.0 2.5 1.0 2.9 ns
Fall Time (10% to 90%) t
–
0.5 2.1 0.6 1.9 0.6 2.3 ns
Setup Time t
S“1”
t
S“0”
————0.4
0.5——————
ns
Hold Time t
H“1”
t
H“0”
————0.3
0.5——————
ns
Toggle Frequency f
Tog
270 — 300 — 270 — MHz
LOGIC DIAGRAM
S
C1
C2
D
R
Q
Q
V
CC1
= Pin 1
V
CC2
= Pin 16
VEE = Pin 8
PIN ASSIGNMENT
1
2
3
4
5
6
7
89
10
11
12
13
14
15
16V
CC1
Q
Q
RESET
SET
NC
V
EE
V
CC2
NC
NC
NC
NC
DATA
NC
CLOCK 2
CLOCK 1
5
7
9
11
4
2
3
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
MC1670
4–357 MOTOROLAMECL Data
DL122 — Rev 6
+0.35
+0.3
TA = 25°C
VCC = +2.0 VDC
VEE = –3.2 VDC
F
TOG
(MHZ)
+0.25
+1.05
325275225175 375 425
+0.4
+0.45
+0.5
+0.65
+0.7
+0.75
+0.8
+0.85
+0.9
+0.95
+1.0
V
Bias
FIGURE 1 — TOGGLE FREQUENCY WAVEFORMS
TA = 25°C
+1.11 V
+0.71 V
BIAS
+0.31 V
600 MV MIN
The maximum toggle frequency of the MC1670 has been exceeded
when either:
1. The output peak-to-peak voltage swing falls below 600
millivolts,
OR
2. The device ceases to toggle (divide by two).
FIGURE 2 — MAXIMUM TOGGLE FREQUENCY (TYPICAL)
Figure 2 illustrates the variation in toggle frequency
with the dc offset voltage (V
Bias
) of the input clock signal.
Figures 4 and 5 illustrate minimum clock pulse width
recommended for reliable operation of the MC1670.
FIGURE 3 — TYPICAL MAXIMUM TOGGLE FREQUENCY
versus TEMPERA TURE
–30
250
TA, AMBIENT TEMPERATURE (
°
C)
300
02550 85
350
400
f , MAXIMUM TOGGLE
Tog max
FREQUENCY (MHz)
V
Bias
Temperature
+0.66 Vdc
–30°C
+0.71 Vdc
+25°C
+0.765 Vdc
+85°C
Note: All power supply and logic levels are shown shifted 2.0 volts positive.
CLOCK INPUT
300
MHZ-MAX
Q OR Q
OUTPUT
Loading...