LG Display LC420EUQ-SCA2 Specification
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
SUFFIX
SCA2
(RoHS Verified)
LC420EUQ
Product Specification
SPECIFICATION
FOR
APPROVAL
)
(
(
Preliminary Specification
●
)
Final Specification
Title 42.0” WUXGA TFT LCD
BUYER KDP
MODEL
APPROVED BY
/
/
SIGNATURE
DATE
SUPPLIER LG.Display Co., Ltd.
*MODEL LC420EUQ
*When you obtain standard approval,
please use the above model name without suffix
APPROVED BY
J. Y Lee / Team Leader
REVIEWED BY
J. K Kim / Project Leader
SIGNATURE
DATE
PREPARED BY
/
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 1.0
W. K Sang / Engineer
TV Products Development Dept.
LG. Display LCD Co., Ltd
0 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
4
OPTICAL SPECIFICATIONS
16
4
OPTICAL SPECIFICATIONS
16
LC420EUQ
Product Specification
CONTENTS
Number ITEM
COVER
CONTENTS
RECORD OF REVISIONS
1 GENERAL DESCRIPTION
2 ABSOLUTE MAXIMUM RATINGS
3 ELECTRICAL SPECIFICATIONS
3-1 ELECTRICAL CHARACTERISTICS
3-2 INTERFACE CONNECTIONS
3-3 SIGNAL TIMING SPECIFICATIONS
3-4 LVDS Signal Specification
3-5 Color Data Reference
3-6 POWER SEQUENCE
5 MECHANICAL CHARACTERISTICS
Page
0
1
2
3
4
5
5
7
9
10
13
14
20
6 RELIABILITY
7 INTERNATIONAL STANDARDS
7-1 SAFETY
7-2 EMI
7-3 ENVIRONMENT
8 PACKING
8-1 INFORMATION OF LCM LABEL
8-2 PACKING FORM
9 PRECAUTIONS
9-1 MOUNTING PRECAUTIONS
9-2 OPERATING PRECAUTIONS
9-3 ELECTROSTATIC DISCHARGE CONTROL
9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE
9-5 STORAGE
9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM
23
24
24
24
24
25
25
25
26
26
26
27
27
27
27
Ver. 1.0
1 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Revision No. Revision Date Page Description
0.0 July, 20, 2010 - Preliminary Specification , Temporal Buyer Set Phase2 ES
1.0 August. . 2010 7, 35~39 Change Option Pin Configuration
LC420EUQ
Product Specification
RECORD OF REVISIONS
Ver. 1.0
2 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
+12.0V
1. General Description
The LC420EUQ is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive type display operating in the normally black mode. It has a 42.02 inch diagonally measured
active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06Billon colors.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
LC420EUQ
Product Specification
Mini-LVDS(RGB)
G1
Gate Driver Circuit
G1080
Source Driver Circuit
S1 S1920
TFT - LCD
Panel
(1920 × RGB × 1080
pixels)
3D Enable
LVDS Select
L/R Indicator
L/D Enable
LVDS(2Port)
Bit Select
CN3
(51pin)
Flash*2
MEMC*2
Shutter Glass Out
DDR2*2
EEPROM
SCL
SDA
Timing
Controller
(OPC+DGA+ODC)
Power Circuit
Block
VSYNC, SIN, SCLK, GND
3D Enable
+24.0V, GND, On/Off
ExtVBR-B
LED Driver
V :2Block
H :6 Block
Local Dimming : 12 Block
General Features
Active Screen Size 42.02 inches(1067.31mm) diagonal
Outline Dimension 973.2(H) x 566.2 (V) x 10.8 mm(B)/23.6(D) (Typ.)
Pixel Pitch 0.4845 mm x 0.4845 mm
Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth 10bit(D), 1.06Billon colors
Luminance, White 450 cd/m2 (Center 1point ,Typ.)
Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Power Consumption
Weight 11.3Kg (Typ.)
Display Mode Transmissive mode, Normally black
Surface Treatment Hard coating(3H), Anti-reflection treatment of the front polarizer (reflectance <2%)
Total 101.52 W (Typ.)
(Logic=10.32 W with T-CON, Backlight=91.2W @ with Driver
Ver. 1.0
3 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Storage Humidity
HST1090%RH
Storage Humidity
HST1090%RH
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
LC420EUQ
Product Specification
Parameter Symbol
Power Input Voltage
Driver Control Voltage
T-Con Option Selection Voltage VLOGIC -0.3 +4.0 VDC
Operating Temperature TOP 0 +50
Storage Temperature TST -20 +60
Panel Front Temperature TSUR - +68
Operating Ambient Humidity HOP 10 90 %RH
1. Ambient temperature condition (Ta = 25 ± 2 °C )
Note
LCD Circuit VLCD -0.3 +14.0 VDC
Driver VBL -0.3 + 27.0 VDC
ON/OFF VOFF / VON -0.3 +5.5 VDC
Brightness EXTVBR-B 0.0 +5.5 VDC
Value
Unit Note
Min Max
°C
°C
°C
2. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be Max 39°C, and no condensation of water.
3. Gravity mura can be guaranteed below 40°C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68°C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 68℃. The range of operating temperature may be degraded in case of
improper thermal management in final product design.
90%
1
2,3
4
2,3
60
60%
40
50
40%
Humidity [(%)RH]
10%
Wet Bulb
Temperature [°C]
30
20
10
0
10 20 30 40 50 60 70 800-20
Dry Bulb Temperature [°C]
Ver. 1.0
Storage
Operation
4 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
1. The specified current and power consumption are under the V
=12.0V, Ta=25
±
2°C, fV=240Hz
Note
3. Electrical Specifications
3-1. Electrical Characteristics
Table 2. ELECTRICAL CHARACTERISTICS
LC420EUQ
Product Specification
Parameter Symbol
Min Typ Max
Circuit :
Power Input Voltage VLCD 10.8 12.0 13.2 VDC
- 860 1118 mA 1
Power Input Current ILCD
- 1587 2063 mA 2
Power Consumption PLCD - 10.32 14.75 Watt 1
Rush current IRUSH -
Value
-
LCD
Unit Note
15 A 3
condition whereas mosaic pattern(8 x 6) is displayed and fVis the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
White : 1023 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 1.0
5 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
PWM Frequency for
PAL97100
103
Hz
Table 3. ELECTRICAL CHARACTERISTICS (Continue)Table 3. ELECTRICAL CHARACTERISTICS (Continue)
LC420EUQ
Product Specification
Parameter Symbol
LED Driver :
Power Supply Input Voltage VBL 22.8 24.0 25.2 Vdc 1
Power Supply Input Current (Peak) IBL_A
Power Supply Input Current (In-Rush) Irush
Power Consumption PBL
On/Off
Input Voltage for
Control System
Signals
LED :
Life Time 30,000 Hrs 2
Brightness Adjust ExtVBR-B 1 - 100 %
Pulse Duty Level
(PWM)
NTSC & PAL
On V on 2.5 - 5.0 Vdc
Off V off -0.3 0.0 0.7 Vdc
High Level 2.5 - 5.0
Low Level 0.0 - 0.7
NTSC 117 120 123 Hz
Min Typ Max
-
-
- - 5.1 A
- - 7.1 A
-
Values
.8
3
5.3
91.2 96.9
43.9 45.6
4.1
5.7
Unit Notes
A Ext VBR-B = 100%
A 3D Mode
VBL = 22.8V
Ext VBR-B =100%....4
3D Mode
VBL = 22.8V
Ext VBR-B =100%....4
W Ext VBR-B = 100%
3D Mode
W
On Duty
Vdc
Vdc
HIGH : on duty
LOW : off duty
6
3
Notes :
1. Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately 60
minutes at 25±2°C. The specified current and power consumption are under the typical supply Input voltage
24Vand VBR (ExtVBR-B : 100%), it is total power consumption.
2. The life time(MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial
value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at
25±2°C.
3. LGD recommend that the PWM freq. is synchronized with One time harmonic of V_sync signal of system.
Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4. The duration of rush current is about 10ms.
5. Even though inrush current is over the specified value, there is no problem if I2T spec of fuse is satisfied.
6. Ext_PWM Signal have to input available duty range.
Between 99% and 100% ExtVBR-B duty have to be avoided. ( 99% < ExtVBR-B < 100%)
But ExtVBR-B 0% and 100% are available.
High
Available duty range
Low
0%
1%
Ver. 1.0
99% 100%Ext_PWM Input Duty
6 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
11
GND
Ground
37
GND
Ground
Product Specification
3-2. Interface Connections
This LCD module employs one kind of interface connection, 51-pin connector is used for the module
electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector : FI-R51S-HF(manufactured by JAE)
(CN3) Refer to below and next Page table
- Mating Connector : FI-R51HL(JAE)
Table 4-1. MODULE CONNECTOR(CN3) PIN CONFIGURATION
No Symbol Description No Symbol Description
1 3D Enable 3D Enable (H:3D, L:2D) 27 Bit Select ‘H’ or NC = 10bit(D), ‘L’ = 8bit
2 I2C_SDA (I2C_SDA) ,Note 8 28
3 I2C_SCL (I2C_SCL) ,Note8 29
4 SDA SDA (For Local Dimming) 30
5 SCL SCL (For Local Dimming) 31 R2BP SECOND LVDS Receiver Signal (B+)
6 WP WP (Write Protection) 32
7 LVDS Select ‘H’ or NC =JEIDA , ‘L’ = VESA 33
8 LR indicator L/R Indicator, Note9 34 GND Ground
9 SG OUT Shutter Glass Signal Out 35
10 Local Dimming
Local Dimming
‘H’ =Enable , ‘L’ or NC = Disable
36
R2AN
R2AP
R2BN
R2CN
R2CP
R2CLKN
R2CLKP
SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
LC420EUQ
12
13
14
15 R1BP FIRST LVDS Receiver Signal (B+) 41
16
17
18
19
20 R1CLKP FIRST LVDS Receiver Clock Signal(+) 46 GND Ground
21
22
23
24
25
26 NC No Connection - - -
R1AN
R1AP
R1BN
R1CN
R1CP
GND
R1CLKN
GND
R1DN
R1DP
R1EN
R1EP
FIRST LVDS Receiver Signal (A-) 38
FIRST LVDS Receiver Signal (A+) 39
FIRST LVDS Receiver Signal (B-) 40
FIRST LVDS Receiver Signal (C-) 42
FIRST LVDS Receiver Signal (C+) 43
Ground 44 GND Ground
FIRST LVDS Receiver Clock Signal(-) 45 GND Ground
Ground 47 NC No connection
FIRST LVDS Receiver Signal (D-) 48 VLCD Power Supply +12.0V
FIRST LVDS Receiver Signal (D+) 49 VLCD Power Supply +12.0V
FIRST LVDS Receiver Signal (E-) 50 VLCD Power Supply +12.0V
FIRST LVDS Receiver Signal (E+) 51 VLCD Power Supply +12.0V
R2DN
R2DP
R2EN
R2EP
NC
NC
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
SECOND LVDS Receiver Signal (E-)
SECOND LVDS Receiver Signal (E+)
No connection
No connection
1. All GND(ground) pins should be connected together to the LCD module’s metal frame.
2. All VLCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. Specific pins(pin No. #10) are used for Local Dimming function of the LCD module.
If 3D mode is operated, this pins are necessary ‘L’ status. (Please see the Appendix_ Ⅹ for more information.)
5. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module.
6. Specific pins (pin No. #1) are used for selecting 3D/2mode.
7. Specific pins (pin No. #9) are output signal from the LCD module
8. Specific pin (pin No. #2, #3) is used for Controlling MEMC Chip register in the LCM Module.
9. Specific pin (pin No. #8) is reserved for 3D input (Frame Sequential Type) Control. (Please see the
Appendix_ Ⅹ for more information)
Ver. 1.0
7 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
3-2-2. Backlight Module
Master
-LED Driver Connector :
: 20022WR-14B1(Yeonho) or Equivalent
- Mating Connector
: 20022HS-14 or Equivalent
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
Pin No Symbol Description Note
LC420EUQ
Product Specification
1
2
3
4
5
6
7
8
9
10
11
12
13
14
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V
GND
GND
GND
GND
GND
NC NC
ON/OFF
V
EXTVBR-B External PWM 2
Status
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Backlight ON/OFF control
Backlight Status 3
Notes : 1. GND should be connected to the LCD module’s metal frame.
2. High : on duty / Low : off duty, Pin#13 can be opened. ( if Pin #13 is open , EXTVBR-B is 100% )
3. Normal : Low (Under 0.7V)
Abnormal : High(Over 2.5V)
4. Each impedance of pin #12 and 13 is over 50 [KΩ].
1
◆ Rear view of LCM
PCB
14
…
…
1
<Master>
Ver. 1.0
8 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
Table 6. TIMING TABLE (DE Only Mode)
ITEM Symbol Min Typ Max Unit Note
LC420EUQ
Product Specification
Horizontal
Vertical
Frequency
Display
Period
Blank tHB 80 140 400 tCLK 1
Total tHP 1040 1100 1260 tCLK
Display
Period
Blank tVB
Total tVP
ITEM Symbol Min Typ Max Unit Note
DCLK fCLK 70.5 74.25 75 MHz 2Pixel/CLK, 148.5MHz/2
Horizontal fH 64.1 67.5 69 KHz 2
Vertical fV
tHV 960 960 960 tCLK 1920 / 2
tVV 1080 1080 1080 Lines
20
(228)
1100
(1308)
57
(47.5)
45
(270)
1125
(1350)
60
(50)
86
(300)
1166
(1380)
60.6
(50.5)
Lines 1
Lines
Hz
NTSC : 57~60.6Hz
(PAL : 47.5~50.5Hz)
2
Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
※ Timing should be set based on clock frequency.
Ver. 1.0
9 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Invalid data
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
LC420EUQ
Product Specification
DCLK
First data
Second data
Third data
Forth data
DE(Data Enable)
tCLK
0.5 VDD
Invalid data
Invalid data
Invalid data
DE, Data
Valid data
Pixel 0
Valid data
Pixel 1
Valid data
Pixel 2
Valid data
Pixel 3
Pixel 4
Pixel 5
Pixel 6
Pixel 7
0.7VDD
0.3VDD
Invalid data
Invalid data
Invalid data
Invalid data
DE(Data Enable)
Ver. 1.0
* tHB = tHFP + tWH +tHBP
* tVB = tVFP + tWV +tVBP
1 1080
tVV
tVP
10 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
A
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS -
LVDS +
LC420EUQ
Product Specification
# VCM= {(LVDS +) + ( LVDS -)} /2
0V
V
CM
V
IN _ MAXVIN _ MIN
Description Symbol Min Max Unit Note
LVDS Common mode Voltage V
LVDS Input Voltage Range V
CM
IN
1.0 1.5 V -
0.7 1.8 V -
Change in common mode Voltage ∆VCM 250 mV -
2) AC Specification
T
clk
LVDS Clock
LVDS Data
(F
= 1/T
)
clk
A
LVDS 1’st Clock
LVDS 2nd/ 3rd/ 4thClock
tSKEW
t
SKEW_mintSKEW_max
tSKEW
clk
T
clk
80%
20%
t
RF
Description Symbol Min Max Unit Note
LVDS Differential Voltage
High Threshold
Low Threshold
LVDS Clock to Data Skew t
LVDS Clock/DATA Rising/Falling time t
Effective time of LVDS t
LVDS Clock to Clock Skew (Even to Odd) t
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
Note
2. If tRFisn’t enough, t
. LVDS Differential Voltage is defined within t
3
should be meet the range.
eff
V
TH
V
TL
SKEW
RF
eff
SKEW_EO
Ver. 1.0
100 300 mV
-300 -100 mV
|(0.25*T
260 |(0.3*T
)/7| ps -
clk
)/7| ps 2
clk
|±360|
|1/7* T
clk|
eff
ps -
ps -
3
11 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
tui : Unit Interval
V+
LC420EUQ
Product Specification
360ps
V+
data
Vcm
Vdata
clk
Vcm
0.5tui
tui
VTH
VTL
360ps
teff
Vclk
Ver. 1.0
12 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Yellow
1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0
3-5. Color Data Reference
The brightness of each primary color (red, green, blue) is based on the 10bit gray scale data input for the color.
The higher binary input, the brighter the color. Table 7 provides a reference for color versus data input.
Table 7. COLOR DATA REFERENCE
LC420EUQ
Product Specification
Input Color Data
Basic
Color
RED
Color
Black
Red (1023)
Green (1023)
Blue (1023)
Cyan
Magenta
White
RED (0000)
RED (0001)
RED
MSB LSB
R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
MSB LSB
GREEN
… ... ... ...
RED (1022)
RED (1023)
GREEN (0000)
1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
BLUE
MSB LSB
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
... ... ...
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
GREEN
BLUE
GREEN (0001)
...
GREEN (1022)
GREEN (1023)
BLUE (0000)
BLUE (0001)
… ... ... ...
BLUE (1022)
BLUE (1023)
Ver. 1.0
13 /46
Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Parameter
Unit
Notes
3-6. Power Sequence
3-6-1. LCD Driving circuit3-6-1. LCD Driving circuit
Power Supply For LCD
V
LCD
0V
10%
Product Specification
90%
T1
T2
Valid Data
LC420EUQ
90%
10%
T8
10%
T5
Vcm : LVDS Common mode Voltage
Interface Signal (Tx_clock)
User Control Signal
0V
T6
(LVDS_select, BIT _select, L-DIM Enable, 3D
Enable)
Power for LED
Table 8. POWER SEQUENCE
Min Typ Max
T1 0.5 - 20 ms -
T2 1 - - s 4
T3 3 - - s 3
T4 200 - - ms 3
T5 1.0 - - s 5
T6 - - T2 ms 4
T7 4 - s
T8 100 - ms 6
30%
Value
100%
T7
T3 T4
LED ON
Note :
1. Please avoid floating state of interface signal at invalid period.
2. When the power supply for LCD (VLCD) is off, be sure to pull down the valid and invalid data to 0V.
3. The T3 / T4 is recommended value, the case when failed to meet a minimum specification,
abnormal display would be shown. There is no reliability problem.
4. If the on time of signals(Interface signal and user control signals) precedes the on time of Power(V
t will be happened abnormal display. When T6 is NC status, T6 doesn’t need to be measured.
i
5. T5 should be measured after the Module has been fully discharged between power off and on
period.
6. It is recommendation specification that T8 has to be 100ms as a minimum value.
7. When the power for LCD (VLCD) is on, be sure to start only in 2D mode.
If it is started in 3Dmode, abnormal display may occur.
Ver. 1.0
),
LCD
14 /46
Loading...