LG Display LC420EUN-SEF1 Specification

Global LCD Panel Exchange Center
/
www.panelook.com
LC420EUN
Product Specification
SPECIFICATION
FOR
APPROVAL
() Preliminary Specification ()Final Specification
BUYER General
MODEL
APPROVED BY
/
/
SIGNATURE
DATE
SUPPLIER LG Display Co., Ltd.
*MODEL LC420EUN
SUFFIX SEF1
*When you obtain standard approval,
please use the above model name without suffix
APPROVED BY
J.T. Kim / Team Leader
REVIEWED BY
Y.J. Heo / Project Leader
SIGNATURE
DATE
PREPARED BY
J.W.Yang / Engineer
TV Product Development Dept.
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
LG Display Co., Ltd.
1/39
www.panelook.com
Global LCD Panel Exchange Center
SO
GS
34SIGNAL TIMING WAVEFORMS
12
8-1
DESIGNATION OF LOT MARK
29
9-4
PRECAUTIONS FOR STRONG LIGHT EXPOSURE
31
www.panelook.com
LC420EUN
Product Specification
CONTENTS
Number ITEM
COVER
CONTENTS
RECORD OF REVISIONS 3
1 GENERAL DESCRIPTION
2AB
3 ELECTRICAL SPECIFICATIONS
3-1 ELECTRICAL CHARACTERISTICS
3-2 INTERFACE CONNECTIONS
3-3 SIGNAL TIMING SPECIFICATIONS
-
3-5 COLOR DATA REFERENCE
3-6 POWER SEQUENCE
4 OPTICAL SPECIFICATIONS
5 MECHANICAL CHARACTERISTICS
6 RELIABILITY
LUTE MAXIMUM RATIN
Page
1
2
4
5
6
6
8
11
15
16
18
24
27
7 INTERNATIONAL STANDARDS
7-1 SAFETY
7-2 EMC 28
7-3 ENVIRONMENT 28
8 PACKING
8-2 PACKING FORM
9 PRECAUTIONS 30
9-1 MOUNTING PRECAUTIONS 30
9-2 OPERATING PRECAUTIONS 30
9-3 ELECTROSTATIC DISCHARGE CONTROL 31
9-5 STORAGE 31
9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM 31
9-7 OPERATING GONDITION GUIDE 31
Ver. 0.1
28
28
29
29
2/39
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Revision No. Revision Date Page Description
0.1 June, 01, 2011 - Preliminary Specification(First Draft)
www.panelook.com
LC420EUN
Product Specification
RECORD OF REVISIONS
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/39
www.panelook.com
Global LCD Panel Exchange Center
backlight
system
The
matrix
employs
a-Si
Thin
Film
Transistor
as
the
active
element
g
gp p p
Enable
signal
Power Consumption
Total 54.5W(TBD) [Logic= 8W(TBD), LED Driver=46.5W (TBD, ExtVbr_B=100% )]
1. General Description
The LC420EUN is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
. It is a transmissive display type which is operating in the normally black mode. It has a 42.02 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7Million colors. It has been designed to apply the 8-bit 2-port LVDS interface. It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
h color depth and fast response time are important.
hi
www.panelook.com
LC420EUN
Product Specification
.
LVDS
2Port
LVDS Select
OPC
ExtV
BR-B
+12.0V
PWM_OUT
1~3
+24.0V, GND, On/Off
CN1
(51pin)
CN2
(8 pin)
LVDS 1,2
Option
I2C
PWM_OUT
1~3
EEPROM
SCL
Timing Controller
LVDS Rx + OPC + DGA
Power Circuit
SDA
Integrated
Block
LED Driver
Mini-LVDS(RGB)
Control Signals
Power Signals
General Features
Active Screen Size 42.02 inches(1067.31mm) diagonal
Outline Dimension
960.4(H) Ý 560.4(V) X 9.9(B)/17.4 mm(D) (Typ.)
Source Driver Circuit
S1 S1920
G1
TFT - LCD Panel
(1920 Ý RGB Ý 1080 pixels)
[Gate In Panel]
G1080
Scanning Block 1
Scanning Block 2
Scanning Block 3
Pixel Pitch 0.4845 mm x 0.4845 mm
Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth 8bit, 16.7Million colors
2
Luminance, White 360 cd/m
Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Weight TBD Kg (Typ.)
Display Mode Transmissive mode, Normally black
Surface Treatment Hard coating(2H), Anti-glare treatment of the front polarizer (Haze 10%)
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(Center 1point ,Typ.)
4/39
www.panelook.com
Global LCD Panel Exchange Center
g
LCD Circuit
V
LCD
0.3
14.0
V
DC
g
p
gp
p
,
10
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
www.panelook.com
LC420EUN
Product Specification
Parameter Symbol
Power Input Voltage
Driver Control Voltage
T-Con Option Selection Voltage VLOGIC -0.3 +4.0 VDC
Operating Temperature TOP 0+50
Stora
e Temperature TST -20 +60
Panel Front Temperature TSUR -+68
Operating Ambient Humidity H
Storage Humidity H
Note
1. Ambient temperature condition (Ta = 25 r 2 C )
Driver V
ON/OFF V
Brightness EXTVBR-B 0.0 +3.6 VDC
BL -0.3 + 27.0 VDC
OFF / VON -0.3 +5.5 VDC
OP 10 90 %RH
ST 10 90 %RH
Value
Min Max
-
+
Unit Note
C
C
C
2. Temperature and relative humidity range are shown in the figure below. Wet bulb tem
erature should be Max 39¶C, and no condensation of water.
3. Gravity mura can be guaranteed below 40C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68к. The range of operating temperature may be degraded in case of improper thermal management in final product design.
90%
1
2,3
4
2,3
60
60%
40
50
40%
Humidity [(%)RH]
10%
Wet Bulb Temperature [
0
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
C]
30
20
10 20 30 40 50 60 70 800-20 Dry Bulb Temperature [¶C]
Storage
Operation
5/39
www.panelook.com
Global LCD Panel Exchange Center
3-1. Electrical Ch
y
y
ppp
LCD
V
3. Electrical Specifications
aracteristics
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED backlight and LED Driver circuit.
Table 2. ELECTRICAL CHARACTERISTICS
www.panelook.com
LC420EUN
Product Specification
Parameter Symbol
Circuit :
Power Input Voltage V
Power Input Current ILCD
Power Consumption P
Rush current I
Brightness Adjust for Back Light
Note
1. The specified current and power consumption are under the V
LCD 10.8 12.0 13.2 VDC
LCD 8.0(TBD) TBD Watt 1
RUSH --5.0A3
Ext_PWM
Ext_PWM Frequency
Min T
-TBDTBDmA 1
-TBDTBDmA 2
5 (TBD) - 100 %
1 (TBD) - 100 %
40 50 Hz PAL
Value
pMax
60 80 Hz NTSC
=12.0V, Ta=25 r 2C, f
condition, and mosaic pattern(8 x 6) is displayed and fVis the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
4. ExtV After Driver ON signal is applied, ExtV After that, ExtV
signal have to input available duty range and sequence.
BR-B
1% and 100% is possible
BR-B
should be sustained from 5% to 100% more than 500ms.
BR-B
For more information, please see 3-6-2. Sequence for LED Driver.
5. Ripple voltage level is recommended under ·5% of typical voltage
Unit Note
4
On duty
=60Hz
White : 255 Gray Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/39
www.panelook.com
Global LCD Panel Exchange Center
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
Parameter Symbol Unit Notes
LED Driver :
Power Supply Input Voltage VBL 22.8 24.0 25.2 Vdc 1
www.panelook.com
LC420EUN
Product Specification
Values
Min Typ Max
Power Supply Input Current IBL
Power Supply Input Current (In-Rush) In-rush - - 10(TBD) A Ext VBR-B = 100%
Power Consumption PBL -
Input Voltage for
Control System
Signals
LED :
Life Time 30,000 Hrs 2
On/Off
On V on 2.5 - 5.0 Vdc
Off V off -0.3 0.0 0.7 Vdc
1.9(TBD)
-
45.5(TBD) 49.8(TBD)
2.1(TBD)
A1
VBL = 22.8V
3
W1
Notes :
1. Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately 60 minutes at 25·2¶C. The specified current and power consumption are under the typical supply Input voltage 24V and V
BR (ExtVBR-B : 100%), it is total power consumption.
2. The life time (MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at 25·2¶C.
3. The duration of rush current is about 200ms. This duration is applied to LED on time.
4. Even though inrush current is over the specified value, there is no problem if I
2
T spec of fuse is satisfied.
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/39
www.panelook.com
Global LCD Panel Exchange Center
This LCD module employs two kinds of interface connection, 51
pin connector is used for the module
No
Symbol
Description
No
Symbol
Description
8
ExtVBR
B
Ext
PWM (f
)
34
GND
Ground
16
R1CN
FIRST LVDS Receiver Signal (C
)42NC or GND
No Connection or Ground
If not used, these pins are no connection. (Please see the
Appendix VI
for more information.)
3-2. Interface Connections
electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector(CN1): FI-R51S-HF(manufactured by JAE) or compatible
- Mating Connector : FI-R51HL(JAE) or compatible
Table 4. MODULE CONNECTOR(CN1) PIN CONFIGURATION
www.panelook.com
Product Specification
-
LC420EUN
1 2 3 4 5 6 7
9
10 11
12 13 14 15
17 18 19 20
21 22
23
24 25 26
NC NC NC NC NC NC
LVDS Select
NC
OPC Enable ‘H’ = Enable , ‘L’ or NC = Disable
GND R1AN R1AP R1BN R1BP
R1CP
GND
R1CLKN
R1CLKP
GND R1DN R1DP
NC NC
NC or GND
No Connection (Note 4) No Connection (Note 4) No Connection (Note 4) No Connection (Note 4) No Connection (Note 4) No Connection (Note 4)
H=JEIDA , Lor NC = VESA
-
ernal
No Connection (Note 4)
Ground FIRST LVDS Receiver Signal (A-)
FIRST LVDS Receiver Signal (A+) FIRST LVDS Receiver Signal (B-) FIRST LVDS Receiver Signal (B+)
FIRST LVDS Receiver Signal (C+) Ground
FIRST LVDS Receiver Clock Signal(-) FIRST LVDS Receiver Clock Signal(+)
Ground FIRST LVDS Receiver Signal (D-) FIRST LVDS Receiver Signal (D+)
No Connection No Connection No Connection or Ground
rom System
27 28
29 30
31 32
33
35 36 37 38 39
40 41
­43
44 45 46
47 48 49 50 51
-- -
NC R2AN R2AP R2BN
R2BP
R2CN
R2CP
R2CLKN R2CLKP
GND
R2DN
R2DP
NC
NC
NC or GND
GND Ground GND Ground GND Ground
NC No connection VLCD Power Supply +12.0V VLCD Power Supply +12.0V VLCD Power Supply +12.0V VLCD Power Supply +12.0V
No Connection SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+) SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (B+) SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
SECOND LVDS Receiver Clock Signal(-) SECOND LVDS Receiver Clock Signal(+)
Ground SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+) No Connection
No Connection
No Connection or Ground
Note
1. All GND(ground) pins should be connected together to the LCD module’s metal frame.
2. All V
LCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. #1~#6 & #9 NC (No Connection): These pins are used only for LGD (Do not connect)
5. Specific pins(pin No. #10) are used for Scanning function of the LCD module.
6. Specific pin No. #44 is used for “No signal detection” of system signal interface. It should be GND for NSB(No Signal Black) during the system interface signal is not. If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/39
www.panelook.com
Global LCD Panel Exchange Center
Mast
Pin No
Symbol
Description
Note
6
GND
3-2-2. Backlight Module
er
-LED Driver Connector : 20022WR - H14B2(Yeonho) or Equivalent
- Mating Connector : 20022HS - 14B2(Yeonho) or Equivalent
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
www.panelook.com
LC420EUN
Product Specification
1 2 3 4 5
7 8
9 10 11
12 13 14
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V
Backlight Ground
GND
GND
GND
GND
Status
ON/OFF
V
NC
NC
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Back Light Status
Backlight ON/OFF control
Don’t care
Don’t care
Notes :1. GND should be connected to the LCD module’s metal frame.
2. Normal : Low (under 0.7V) / Abnormal : OPEN
3. Each impedance of pin #12 is over TBD [K] .
1
2
Rear view
of LCM
PCB
1
14
1
14
<Master>
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/39
www.panelook.com
Global LCD Panel Exchange Center
Horizontal
fH57.3
67.570KHz
2
If
EMI
dditi
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timings should be satisfied with the following specification for normal operation.
Table 6. TIMING TABLE (DE Only Mode)
ITEM Symbol Min Typ Max Unit Note
www.panelook.com
LC420EUN
Product Specification
Horizontal
Vertical
Frequency
Display
Period
Blank t
Total tHP 1060 1100 1200 tCLK
Display
Period
Blank t
Total tVP
ITEM Symbol Min Typ Max Unit Note
DCLK fCLK 63.00 74.25 78.00 MHz
Vertical fV
t
HV 960 960 960 tCLK 1920 / 2
HB 100 140 240 tCLK 1
t
VV 1080 1080 1080 Lines
VB
20
(228)
1100
(1308)
57
(47)
45
(270)
1125
(1350)
60
(50)
69
(300)
1149
(1380)
63
(53)
Lines 1
Lines
Hz
NTSC : 57~63Hz (PAL : 47~53Hz)
2
Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
you use spread spectrum of
, add some a
onal clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
ϡ Timing should be set based on clock frequency.
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
10 /39
www.panelook.com
Global LCD Panel Exchange Center
0.5 VDD
Valid data
t
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
www.panelook.com
LC420EUN
Product Specification
DE, Data
DCLK
First data
Second data
0.7VDD
0.3VDD
tCLK
Invalid data
Invalid data
DE(Data Enable)
Valid data
Pixel 0,0 Pixel 2,0
Pixel 1,0 Pixel 3,0
tHP
Invalid data
Invalid data
tHV
DE(Data Enable)
Ver. 0.1
1 1080
VV
tVP
11 /39
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1) DC S
ificati
# V
{(LVDS+)
(
LVDS-)}/
2
2) AC Specification
A
Effecti
LVDS
t
|·360|
3-4-2. LVDS Input Signal Characteristics
pec
on
LVDS -
LVDS +
www.panelook.com
LC420EUN
Product Specification
V
CM
=
0V
CM
+
V
IN _MAXVIN _MIN
Description Symbol Min Max Unit Note
LVDS Common mode Voltage V
LVDS Input Voltage Range V
CM
IN
1.0 1.5 V -
0.7 1.8 V -
Change in common mode Voltage VCM - 250 mV -
T
clk
LVDS Clock
A
LVDS Data
(F
= 1/T
)
clk
LVDS 1’st Clock
LVDS 2nd/ 3rd/ 4thClock
tSKEW
t
SKEW_mintSKEW_max
tSKEW
clk
T
clk
80%
20%
t
RF
Description Symbol Min Max Unit Note
High Threshold
LVDS Differential Voltage
Low Threshold
LVDS Clock to Data Skew t
LVDS Clock/DATA Rising/Falling time t
ve time of
LVDS Clock to Clock Skew (Even to Odd) t
Note
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
2. If t
isn’t enough, t
RF
should be meet the range.
eff
3. LVDS Differential Voltage is defined within t
Ver. 0.1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
V
TH
V
TL
SKEW
RF
eff
SKEW_EO
100 300 mV
-300 -100 mV
- |(0.25*T
260 |(0.3*T
)/7| ps -
clk
)/7| ps 2
clk
-ps -
- |1/7* T
eff
|ps -
clk
3
12 /39
www.panelook.com
Loading...
+ 27 hidden pages