Weight 115.6g With Battery
Volume TBD
PCB Stag type, 10 Layers , 0.8t
Stand by time Up to 300 hrs @ Paging Period 5
Charging time Up to 3 hrs @
Talk time 2G Up to 3.4hr @ Tx=Max(2G)
RX sensitivity EGSM : -105 dBm
Download Over WAP
Voice Dial No
IrDa No
Bluetooth Yes BT 2.1+EDR
HFP/HSP/A2DP&AVRCP
/OPP/BPP/PBAP/SPP/
FM radio Yes
GPRS Yes Class 12
EDGE Yes Class 12
Hold / Retrieve Yes
Conference Call Yes Max. 6
DTMF Yes
Memo pad Yes
TTY No
AMR Yes
SyncML No
IM Yes JAVA midlet (neustar)
The QSC6270(3Gdisable) device integrates multiple processors on-chip: one ARM microprocessor and two
DSP processors. Each processor is part of a functional subsystem:
The micro subsystem includes the ARM926EJ-S microprocessor.
The modem subsystem includes the QDSP4u8 digital signal processor (mDSP).
The application subsystem includes the QDSP4u8 application digital signal processor(aDSP).
The QSC62x0 device has two external bus interface (EBI) ports: EBI1and EBI2.
EBI1supportshigh-speedsynchronousdynamicdevices. Its memory controller supports the new mobile
DDRSDRAMmemorieswithitshigherbandwidthandability to run at high clock frequencies. This interface supports the high-bandwidth, high-density, and low-latency requirements of the QSC’s advanced on-chip capabilities such as the ARM9processor,highperformancegraphics,andvideoapplications.
EBI2 is the slowerspeed interface intendedto support memory devicessuch as NANDflash and
asynchronousSRAM,peripheraldevicessuchasLCDs, andthe UBM receiverfor multicast or broadcastreception(QSC6270only).In addition, EBI2is required tosupportasynchronous-burstAADNORflashtoenableaNOR/DDRSDRAMmemoryconfiguration because the simultaneous mode (NOR, SDRAM) isnot supported on the EBI1 bus.
TheARM926EJ-Smicroprocessorisacachedprocessorand all its accesses to external memory use burst
techniques of fouror eight 32-bit words when the memory region is declared tobe cacheable/bufferable. To take advantage of this QSC higher performance feature, data from memories must satisfy the requirements for these burst accesses.
Figure 3.1.2.1 The memory control blocks of C320
QSC6270
NAND Flash
(1Gbit)
SDRAM
512Mbit)
NAND_DATA[ 0: 15]
NAND__CS__N
NAND_ LB_N
NAND_UB_N
NAND_OE_N
NAND_WE_N
NAND_BSY_N
NAND_WP_N
_CE
ALE
CLE
_RE
_WE
RY_BY
_WP
IO[1: 16]
DDR_ A[0:13]
DDR_M_CLK_N
DDR_CKE[0]_
DDR_CS[0]_N_
DDR_RAS_N
DDR_CAS_N
DDR_WE_N_ _
DDR_DQM[0:1]_
DDR_ D[0:15]
CLK
CKE
_CS
_RAS
_CAS
_WE D
DQM
ADDR
DQ
EBI1
EBI2
(3G disable)
USIM
(SIM PLUS)
SIM_CLK
_ _
SIM_DATA
MUSIM_DM
MUSIM_DP
SIM_RST_N
External
Memory
( MICRO SD)
MSD_D[0:3]
MSD_CMD
MSD_CLK
3.1.2 Memory support (and LCD interface)
The QSC62x0 device has two external bus interface (EBI) ports: EBI1 and EBI2.
EBI1 supports high-speed synchronous dynamic devices. Its memory controller supports the new mobile DDR
SDRAM memories with its higher bandwidth and ability to run at high clock frequencies. This interface supports
the high-bandwidth, high-density, and low-latency requirements of the QSC’s advanced on-chip capabilities such
as the ARM9 processor, highperformance graphics, and video applications.
EBI2 is the slower speed interface intended to support memory devices such as NAND flash and asynchronous
SRAM, peripheral devices such as LCDs, and the UBM receiver for multicast or broadcast reception (QSC6270 only).
In addition, EBI2 is required to support a synchronous-burst AAD NOR flash to enable a NOR/DDR SDRAM memory
configuration because the simultaneous mode (NOR, SDRAM) is not supported on the EBI1 bus.
The ARM926EJ-S microprocessor is a cached processor and all its accesses to external memory use burst
techniques of four or eight 32-bit words when the memory region is declared to be cacheable/bufferable. To take
advantage of this QSC higher performance feature, data from memories must satisfy the requirements for these
burst accesses.
– USB-OTG; USB LS, FS, and HS (2.0 compliant)
– I2C compatible for peripheral controls (1.8 V)
– UART: up to 4 Mbps
– Bluetooth 2.0 support via external SoC
– WLAN via external device (SDIO)
– NFC via external module (I2C)
– FM radio via external module (I2C)
– USIM, SIM, and USB-UICC support; 1.8 and 3 V
– Keypad interface
– SPI (master only) for peripheral support
– Two secure digital controllers — WLAN and secure digital (SD) cards
The supported air-interface standards and features include: (See the RF technical description)
GSM/GPRS/EDGE Specification Release 4 (3GPP R4)
Enhanced GPS position location using gpsOne (with RGR6240 IC)
Integrated gpsOne functionality, featuring enhancements by SnapTrack®, Inc., to enable a wide variety of
location-based services and applications, including points of interest, personal navigation, and friend finder
Simultaneous-GPS (processes GPS using dedicated circuitry while voice and/or data signals continue to be
processed separately)
1024x searcher, direct facility termination (DFT) accelerator, off-chip RAM for measured data storage
3.1.6 Internal base band functions
Several baseband circuits within the QSC6270(3G disable)device provide functions that are necessary only to
make the device operate properly — these functions are not generally used directly by other
handset circuits and functions.
PLLs and clock generation
Modes and resets
Security
Qfuse
JTAG/ETM
The clock block includes two PLLs, all phase-locked to the TCXO signal. These PLLs generate several
different stable, low-jitter clock signals that are distributed throughout the QSC device and to external c
omponents as needed.
All the required WCDMA, GSM, GPS(only QSC6270), ARM, QDSP, and most peripheral clocks are derived in
some way from the TCXO (or XO) source for their operating modes, plus the 32.768 kHz
oscillator for their sleep modes
Figure 3.1.6 Clock block basic architecture of QSC6270(3G disable)
Multimedia topics are as below in QSC6270, including:
Camera interface and video front-end
Mobile display processor
Additional multimedia support: video, audio, graphics, and messaging
3.1.7.1 Camera interface and video front-end
The camera interface (CAMIF) connects the QSC62x0 device directly to a camera sensor. Typical applications
include Qcamera, Qcamcorder, and QvideophoneThe CAMIF delivers the raw 10-bit Bayer pattern data
(preferred) to the video front-end (VFE) that performs the required image processing (RGB-triplet generation,
color-space conversion, auto-white balance, auto exposure, gamma correction, etc.) and prepares the image
for capture or transmission. The QSC device also supports a YUV 4:2:2 input from the sensor
(8-bit, 2:1 MUX YUV or CCIR656 YUV).
The video capabilities of the two QSC devices varies slightly, with the QSC6270 providing higher performance
than the QSC6270 device — greater resolution, higher capture and streaming rates, etc.
The MDP is a hardware accelerator primarily responsible for transferring an updated image from the QSC
memory subsystem to the LCD module. The transferring of an updated image is an operation that is shared
between software, video processing, and graphics processing, so a common block helps to reduce
redundant circuitry. The MDP is designed with the assumption that the LCD panel has an embedded LCD
controller and a frame buffer. The image transfer is then the copying of the image from the QSC memory
system to the frame buffer within the LCD module.
While the MDP is transferring an image to the LCD module, it can perform a final set of operations to the
image. The set of operations that the MDP can perform has been chosen to maximize the efficiency of the
QSC memory subsystems, typically removing two or more copy operations of the image to and from
memory.
The MDP reduces redundant circuitry and offloads the ARM and aDSP from memory-transfer operations and
a certain set of graphics and video operations
One universal asynchronous receiver transmitter (UART) port that supports low-speed, full-speed,
and high-speed modes
Serial data port communications that conform to the RS-232 interface protocol
Used for data transport during Bluetooth operation (BTS402x™ SoC required)
Other possible uses:
– Test and debug
– External keypad
– Ringer
– Load/upgrade system software
Separate FIFOs for Rx and Tx
Supporting circuits include:
– Interrupt control
– Clock source
– Bit-rate generator (BRG)
– Microprocessor interface
Flow control is not available on UART2 (behind USIM)
3.1.9 USB
Each USB link has a host and a peripheral; the host is responsible for initiating and controlling bus traffic
The USB specification requires PCs to act as hosts, and other devices such as printers, keyboards, mice, etc.,
to act as peripherals
USB 2.0 implementation defines three modes
- Low-speed (LS): 1.5 Mbps
- Full-speed (FS): 12 Mbps
- High-speed (HS): 480 Mbps
The QSC62x0 is compliant with the USB 2.0 specification
- All three modes are supported when acting as a host
- FS and HS are supported when acting as a peripheral
The QSC62x0 has two USB controllers
- Primary USB controller
- Secondary USB controller
The primary USB controller is supplemented by an integrated physical layer (PHY)
3.1.10 HKADC
The HKADC includes an analog multiplexer that selects an input for the sample and
hold circuit. One of three inputs can be selected:
HKAIN1, pin R22 – an external connection that is available as a general-purpose input,
though it is often used to monitor the power amplifier(s) temperature.
An on-chip connection to the power management circuit’s analog multiplexer output. This allows monitoring of:
-. Key power supply nodes such as VBAT, VCHG, etc.
-. Multipurpose pins (when configured as analog inputs)
-. A few on-chip parameters such as the die temperature or VREF
Valid external supply attachment and removal detection
Unregulated (closed-loop) external charger supply as input power source
Integrated PFET charging pass transistor; eliminated sense resistor
Support for lithium-ion and lithium-ion polymer main batteries; nickel-based batteries are not supported
Trickle, constant current, constant voltage, and pulse charging of the main battery
Autonomous charging option – driven by an on-chip state machine without software intervention
Software-controlled charging option – backwards-compatible with previous QSC and PM products
Coin-cell battery (including charging)
Battery-voltage detectors with programmable thresholds
VDD collapse protection
Charger-current regulation and real-time monitoring for overcurrent protection
Charger-transistor protection by thermal control
Control drivers for the internal charging PFET and external battery PFET
Voltage, current, and thermal control loops
Automated recovery from sudden momentary power loss (requires external32.768 kHz crystal)
The QSC62x0 device includes all the regulated voltages needed for most low-cost wireless
handset applications (and many other applications). Independent regulated power sources are
required for various electronic functions to avoid signal corruption between diverse circuits,
support power-management sequencing, and meet different voltage-level requirements. Sixteen
voltage regulators are provided — all programmable, all derived from a common bandgap reference circuit.
Three major types of voltage regulator circuits are on-chip:
Three positive voltage switched-mode power supply (SMPS) circuits
- One boost converter (rated for 600 mA)
- Three buck converters (rated for 500 mA each)
Thirteen positive voltage linear regulators
- Four rated for 300 mA
- Six rated for 150 mA
- Three rated for 50 mA
One negative voltage charge pump rated for 200 mA, referred to as a negative charge pump(NCP)
Each regulator has two logic-OR input bits; a logic high at either input enables that regulator:
A master bit that enables all regulators according to their default condition
A dedicated bit that enables only that regulator
The master enable reduces the number of write cycles needed when switching between the phone’s
sleep and active modes.
Additional comments that apply to regulator functions:
If a regulator’s default condition is on, that regulator will power on automatically at QSC startup.
The MSMP regulator must be on to allow internal communications between major functional blocks.
Each regulator and SMPS can provide more than its rated output current, though some
performance characteristics might be degraded.
All regulated output voltages are programmable.
All regulators can be set to a low-power mode except the VREG_USB_3P3 and VREG_NCP circuits
1. All regulator names are based on their intended use, though some may be used to power alternate
functions. For example, the USIM regulator is intended to power an external SIM card but may be used to
power other circuits (or not used at all).
2. Each current listed in this table is its regulator's rated value – the current at which the regulator meets all its
performance specifications. Higher currents are allowed, but higher input voltages may be required and
some performance characteristics may become degraded. See the appropriate regulator sections for details.
3. VREG_MSMP powers key internal circuits and should be kept on at its default voltage setting.
4. All regulators have default output voltage settings, even if they default to an off condition.
C320 have a key-coder IC that supports eight sense lines, or columns, and eight keypad rows.
The device scans and encodes 64 matrix – addressed keys on keypads . Key press and release events are stored
in a FIFO buffer with 16 event lengths for uploading to a host processor. The event data stored will indicate the
sequence of events and which keys set pressed or released.
-Maximum size per chip-select: 128 MB (1 Gbit, 1 k columns only)
Characteristics of the EBI1 clock are listed below:
-Maximum clock rate is 92 MHz, defined by the AMSS software.
-The EBI1 memory controller clock is synchronous to the bus clock (HCLK).
EBI2 Features
EBI2 is used to interface with slower memory and peripheral devices (NAND flash, burst NOR, LCDs, etc.).
The following EBI2 devices are supported:
NAND flash
8/16/18-bit (write only) LCD devices (both Motorola and Intel style)
Characteristics of the EBI2 clock are listed below:
The maximum clock rate is 46 MHz, defined by the AMSS software.
The EBI2 memory controller operates at HCLK/2.
Broadcasting and multicasting (QSC6270 only, with MBP1600 IC) are based on:
-Wideband MediaFLO™, DBV-H, and ISDB-T
Asynchronous/burst controller (EBI1 and EBI2)
The external memory controller (xmem_ctlr) forms the asynchronous/burst controller for both EBI1 and EBI2 in
the QSC62x0 device. The controller is generic in terms of its software programmable options and can be
customized when used for EBI1 and EBI2. This block has been enhanced in the QSC62x0 device to support 32-bit
burst memories and byte masking during write operations.
.
3.3.2 External memory interface
The QSC62x0 device has two external bus interface (EBI) ports: EBI1 and EBI2.
EBI1 supports high-speed synchronous dynamic devices. Its memory controller supports the new mobile DDR
SDRAM memories with its higher bandwidth and ability to run at high clock frequencies. This interface supports
the high-bandwidth, high-density, and low-latency requirements of the QSC’s advanced on-chip capabilities
such as the ARM9 processor, highperformance graphics, and video applications.
EBI2 is the slower speed interface intended to support memory devices such as NAND flash and asynchronous
SRAM, peripheral devices such as LCDs, and the UBM receiver for multicast or broadcast reception (QSC6270
only). In addition, EBI2 is required to support a synchronous-burst AAD NOR flash to enable a NOR/DDR SDRAM
memory configuration because the simultaneous mode (NOR, SDRAM) is not supported on the EBI1 bus.
EBI1 Features
EBI1 is a high-performance external memory interface for the QSC62x0 digital block that supports DDR SDRAM
devices Specifically, the following memory devices are supported on EBI1:
The DM24-DSM04 model is a Color TFT LCD supplied by LG Innotek.
This main Module has a 2.4 inch diagonally measured active display area with 320(RGB) X 240 resolution.
Each pixel is divided into Red, Green and Blue sub-pixels and dots which are arranged in vertical stripes.
Main LCD color is determined with 262k colors signal for each pixel.
The DM24-DSM04 has been designed to apply the interface method that enables low power, high speed, and
high contrast. The DM24-DSM04 is intended to support applications where thin thickness and low power are
critical factors and graphic displays are important
Audio signal processing is divided uplink path and downlink path. The uplink path amplifies the audio signal
from MIC and converts this analog signal to digital signal and then transmits it to DBB Chip (QSC6270). This
transmitted signal is reformed to fit in GSM & WCDMA frame format and delivered to RF Chipset. The downlink
path amplifies the signal from DBB chip (QSC6270) and outputs it to receiver (or speaker).
The receive path can be directed to either one of two earphone amplifiers or the auxiliary output. The outputs
earphone1 (EAR1OP, EAR1ON) and auxiliary out (LINE_OP, LINE_ON) are differential outputs. Earphone2 (HPH_L,
HPH_R) is a single-ended output stage designed to drive a headset speaker. The microphone interface consists
of two differential microphone inputs, one differential auxiliary input and a two-stage audio amplifier.
The RF platform of C320 supports four communication bands (GSM850 / GSM900 / GSM1800 / GSM1900).
The all the RF blocks can be divided into two main parts, which are a GSM, and an antenna switch Mode.
The simplified block diagram is shown in Figure 3.4
The EDGE/GPRS/GSM transceiver use a digital interface that is shared between receive and transmit data.
The receive interface is based on I and Q data and the transmitter interface is based on envelop and
frequency data.
The quad band EDGE/GSM/GPRS transceiver has the following general features:
Power class
GMSK low bands: Class 4 (33 dBm)
GMSK high bands: Class 1 (30 dBm)
8PSK low bands: Class E2 (27 dBm)
8PSK high bands: Class E2 (26 dBm)
Multi slot class 12 (4+4=5)
Dual Transfer Mode (DTM) class 9 (3+2=5)
Zero-IF receiver
-Polar modulation transmitter
3.5.1 GSM RECEIVER
The RF receiver designs are leveraged from previous-generation RTR devices, including the latest innovations.
All ESC receiver paths are discussed in this section.
The ZIF receive signal paths support multiband, multimode applications:
Quad-band GSM:
Low-band
GSM 850 (869 to 894 MHz) and GSM 900 (925 to 960 MHz)
High-band
DCS1800 (1805 to 1880 MHz) and PCS1900 (1930 to 1990 MHz)
The on-chip receive signal paths are functionally identical for each mode (GSM or EDGE) and each band type
(low or high). The external circuitry includes the antenna switch module and a filter function.
All RF Rx inputs use a differential configuration to maximize common-mode rejection, Tx isolation, out-ofband suppression, and second-order intermodulation performance. The first of two quadrature
downconverters accepts inputs from two LNAs (only one is active at a time). An example application could
support the following bands using these two LNAs:
GSM 1900
GSM 850
The second downconverter accepts inputs from another two LNAs (again, just one is active at time) and is
dedicated to GSM 900 and GSM 1800 operation.
The two downconverter outputs drive analog baseband filters and buffer circuits that are programmed to
support the active operating mode’s waveforms (GSM or EDGE). The analog baseband signals are then
digitized by analog-to-digital converters (ADCs) whose outputs are routed to the digital baseband circuits for
further processing.
Numerous secondary Rx functions are also integrated: Rx frequency synthesizers (each having their own PLL
and VCO circuits), LO generation and distribution circuits, reference and clock circuits for the ADCs, and
various interface, control, and status circuits. Power reduction features (such as selective circuit powerdown,
gain control, and bias control) extend handset standby time.
Like the Tx LO, all Rx LO circuits are completely integrated. All received LO signals are generated by the onchip Rx VCOs under control of their PLLs.
[Figure 3.5.1] QSC GSM receiver signal paths functional diagram
The RF transmitters are leveraged from previous-generation RTR™ devices, including the latest innovations.
The ESC transmitter paths and Tx power-detector input are discussed in this section. It provides the zero-IF
(ZIF) transmit signal paths for multiband, multimode applications:
Quad-band GSM:
Low-band
GSM 850 (869 to 894 MHz) and GSM 900 (925 to 960 MHz)
High-band
DCS1800 (1805 to 1880 MHz) and PCS1900 (1930 to 1990 MHz)
The transmit signal paths include a shared set of baseband amplifiers, a dedicated quadrature upconversion
for each band-type (low and high), gain control RF amplification, and multiple output driver amplifiers for
each band-type. Two GSM output drivers support one low-band and one high-band type (but each GSM
band-type is dual-band). The GSM transmitters in polar PA configuration are also supported by a PA envelope
control path, plus the ability to route LO signals to the transmit chains for test and calibration purposes. In
linear PA configuration, phase and envelope paths are combined inside the ESC and amplified using a
multistage linear PA.
Numerous secondary Tx functions are also integrated: a reference for the transmit DACs, the Tx phase-locked
loop (PLL), the Tx OSC circuit, the Tx LO generation and distribution circuits, an RMS Tx power detector, and
various interface, control, and status circuits.
The RF transmitter interfaces internally with the baseband circuits for its analog baseband input and status
and control signaling. Power reduction features controlled by baseband circuits (such as selective circuit
powerdown, gain control, and transmit puncturing) extend handset talk time. The driver amplifier outputs
are routed externally to the final stages of the transmit chains, culminating with the antenna switch whose
output drives the antenna.
Sophisticated Tx LO circuits implement the frequency plan and are completely integrated on-chip. All Tx LO
signals are generated by the on-chip Tx OSC under the control of its PLL.
[Figure 3.5.2] QSC GSM transmitter signal paths functional diagram
Low-loss SAW frontend module for mobile telephone system
Covering GSM850, GSM900, GSM1800 and GSM1900 bands
Integration of Tx low pass filters, switch, de-coder and diplexing network between GSM Filters
Integration of GSM850, GSM900, GSM1800 and GSM1900 Rx SAWs
Balanced outputs of all Rx ports
Integration of ESD protection at Ant port to 8kV acc. IEC-61000-4-2 (contact discharge)
Bluetooth block of LG-C320 consists of a BCM2070 chip-set, an external crystal oscillator(26MHz), and a
Bluetooth chip antenna (2.4GHz). QSC6270_3G disable, which is main HW solution of LG-C320 Model, doesn’t
include BT baseband core. Instead, Bluetooth chipset, BCM2070, contains stand-alone baseband processor
(V2.1+EDR) as well as BT RF block. An external crystal oscillator (26MHz) is used to provide reference
frequency to BCM2070.
Figure 3.7 shows the Bluetooth system architecture in the LG-C320.
The TEA5991 is a single chip FM stereo radio with RDS and RBDS decoder. The radio can be connected to a
headphone antenna and can tune from 70-108 MHz to cover the European, US, Chinese and Japanese FM
band. The radio delivers stereo audio output to an external amplifier. The radio can be controlled with a high
level command based interface through a I2C or SPI-bus.
[Figure3.7.2] shows the FM Radio system architecture in the LGC320.
Power On sequence is :
PWR key press PM_ON_SW_N Î QSC6270 KPDPWR_N pin(AA2) go to low(Main BOARD R205) Î QSC6270
Power Up Î VREG_MSMC_1.2V(C261), VREG_MSME_1.8V(C209), VREG_MSMP_2.6V(C414),
VREG_RFRX2_1.3V(C232), VREG_TCXO_2.85V(C275) power up and system reset assert to QSC6270 Î Phone
booting and PS_HOLD assert to QSC6270