GATEWAY m460 Schematics

5
VinaFix.com
4
3
2
1
MAX1845 ( +1.5V & 2.5VSUS )
P34
SC1470 ( VCCP1.05V )
P35
D D
SC1470 ( VGA_CORE )
P36
MAX1999 ( 3VPCU & 5VPCU)
P37
MAX1907 ( CPU_CORE )
P38
DDR II
BATTERY CHARGER BATTERY SELEC T
P39, 40
SODIMM0
SMDDR_VTERM
1.8VSUS
DDR II
DISCHARGE
C C
P41
SATA 0
HDD (PATA OR SATA)
+5V
HDD(PATA &
BAYVCC
SATA)/CD-ROM/USB FDD
SATA 1
B B
TO Port Replicator
A A
MIC IN JACK
Line-in
P24
AMCODEC
CONEXANT
20468-31
+5V +3V
HeadPhone
P23
AMP
MAX9755
P24
INT. SPEAKER
P24
SODIMM1
P22
BUS SWITCH
AC'97
MODEM DAA
CONEXANT
20493-31
+5V +3V 3VSUS
RJ11
P30
P24
P10
P22
P22
USB Port 0 ~ 3
5VSUS
P23
WIRE
MA1 SYSTEM BLOCK D I A GRAM
Intel Dothan/Yonah Processor
VCC_CORE GMCH_VTT VCCA
Dual Channel DDR
Master
Slave
PATA SATA
USB 2.0
P21
USB 2.0
Finger Printer
5VSUS
P26
X'TAL
32.768K
478 uFCPGA
Alviso-GM
82875GM/GME
GMCH_VTT
1.8VSUS +1.5V
1257 PCBGA
+2.5V +3V
X'TAL
32.768K
ICH6-M
+3V 3VSUS +2.5V +1.5V
1.5VSUS VCCRTC GMCH_VTT
EC/KBC PC97551
FSB 533/400MHz
GMCH
DMI interface
609 BGA
LPC
ISA BIOS
TOUCHPAD
Keyboard
P5,6,7,8,9
P18,19,20
P25
PCI-EXPRESS
SIO PC87383
Parallel Port Serial Port
P25
+5V
P26
P26
P3,4
P27
TO Port Replicator
TRACK POINT
+5V
CPU Thermal Sensor
+5V
P3
VIDEO RAM
+2.5V
P14,15
ATI M22-P
708 PCBGA
VGA_CORE VGA1.2V +1.8V VDD_MEM +2.5V +3V
FOR Alviso-G (LCD/CRT/S-VIDEO)
TYPE III MINI-PCI Socket
3VSUS 5VSUS
P26
P11,12,13
PCI Bus interface
X'TAL
INTB/C REQ1 GNT1 AD20
24.576M
P28
IEEE 1394 PORT B
TO Port Replicator
X'TAL
14.318M
+3V
VIN
LCD/INV
+5V +3V
CONN
+5V +2.5V
S-VIDEO
TI PCI7411 288 PBGA
( PCMCIA+1394 +Cardreader )
+3V 3VSUS+3V 5VSUS +1.5V
IEEE 1394 PORT A
1394 Conn.
P33
CK-GEN
CK410M
ICS954206
CRT
P16
P17
P17
P2
Port Replicator
USB 2.0 CRT S-VIDEO Parallel Port Serial Port RJ11/RJ45 Headphone/Line -In IEEE 1394 POWER JACK
BROADCOM
BCM5705E/BCM5751
X'TAL 25M
INTA/B/C REQ0 AD16 GNT0 AD25
P31, 32
LANVCC LANVCC18 LANVCC10
INTD REQ2 GNT2
4 in 1 Cardreader Socket
P32
RJ45
CARDBUS Slot
P31
PROJECT : MA1
P33
P29, 30
P30
Quanta Computer Inc.
5
4
3
Size Document Number Rev
2
Date: Sheet
Block Diagram
1
of
141Thursday, November 25, 2004
1ACustom
5
VinaFix.com
+3V
D D
+3V
C C
L30
ACB2012L-120
120 ohms@100Mhz
L19
ACB2012L-120
120 ohms@100Mhz
CLKVDD
C619
C622
0.047U
0.047U
R131 2.2
R345 2.2
R150 1 RP19 33X2
CLK_VDDA
CLKVDD1
C611
0.047U
CLK_VDD48
CLK_VDDREF
C620
0.047U
C327
0.047U
C608
0.047U
C617
0.047U
C621
0.047U
C309
4.7U/10V
C368
4.7U/10V
C618
4.7U/10V
C348
0.047U
C340
0.047U
C322
0.01U
FSC FSB FSA CPU SRC PCI
1 0 1 100 100 33
0 0 1 133 100 33
Default
4
Place these termination to close CK410M.
CLK48_7411(31) CLK48_USB(19)
CG_BSEL2
Iref=5mA, Ioh=4*Iref
DOT96(5)
DOT96#(5)
C369
27P
C370
27P
CLK_EN#(38) HCLK_MCH (5)
STP_PCI#(19)
STP_CPU#(19,38)
SMbus address D2
R146 15 R143 15
R352 4.7K
R138 475/F
DOT96 DOT96#
21
RP21
1 3
Y1
14.318MHZ
33X2
CG_XIN
CG_XOUT
CLK_EN# STP_PCI# STP_CPU#
CGCLK_SMB CGDAT_SMB
CG_BSEL0 CG_BSEL1 FSC_BSEL2
CLK_VDDREF CLKVDD
CLKVDD1
CLKVDD
CLK_VDD48
IREF
R_DOT96
2
R_DOT96#
4
50 49
10 55 54
46 47
12 16 53
48 42
21 28 34
11 39
14 15
U12
XTAL_IN XTAL_OUT
VTT_PWRGD#/PD PCI_STOP# CPU_STOP#
SCLK SDATA
FSA/USB_48 FSB/TEST_MODE FSC/TEST_SEL
VDD_REF VDD_CPU
1
VDD_PCI_1
7
VDD_PCI_2 VDD_SRC0
VDD_SRC1 VDD_SRC2
VDD_48 IREF
DOT96 DOT96#
CK-410M
ICS954206
3
CLK_VDDA
CK-410M
GND_48
51
13
GND_REF
GND_PCI_1
2
37
VDDA
GND_PCI_2
62945
38
VSSA
CPU2_ITP/SRC7
CPU2#_ITP/SRC7#
PCIF0/ITP_EN
GND_SRC
GND_CPU
250mA ( MAX. )
REF
CPU0
CPU0#
CPU1
CPU1#
SRC6
SRC6#
SRC5
SRC5#
SRC4
SRC4#
SRC3
SRC3#
SRC2
SRC2#
SRC1
SRC1#
SRC0
SRC0#
PCI5 PCI4 PCI3 PCI2
PCIF1
52 44
43 41
40 36
35 33
32 31
30 26
27 24
25 22
23 19
20 17
18 5
4 3 56 9 8
Change the footprint
R157 12.1/F
R159 12.1/F
14M_REF RHCLK_CPU
RHCLK_CPU# RHCLK_MCH
RHCLK_MCH#
RSRC_LAN RSRC_LAN#
RSRC_MCH RSRC_MCH#
RSRC_SATA RSRC_SATA#
RSRC_ICH RSRC_ICH#
RSRC_PEG RSRC_PEG#
RDREFSSCLK RDREFSSCLK#
R_PCLK_591 R_PCLK_7411 R_PCLK_ICH R_PCLK_MINI R_PCLK_LAN R_PCLK_SIO
R_PCLK_SIO R_PCLK_LAN
RP22 33X2
1 3
RP18 33X2
1 3
RP77 33X2
1 3
RP8 33X2
3 1
RP9 33X2
3 1
RP10 33X2
3 1
RP11 33X2
3 1
3 1
R155 33 R158 33 R160 33 R161 33 R149 33 R152 33
R154 10K R151 10K
2
14M_SIO (27) 14M_ICH (19)
2 4
2 4
2 4
4 2
4 2
4 2
4 2
4 2
HCLK_CPU (3) HCLK_CPU# (3)
HCLK_MCH# (5)
+LANCLK (29)
-LANCLK (29) SRC_MCH (6)
SRC_MCH# (6) SRC_SATA (18)
SRC_SATA# (18) SRC_ICH (19)
SRC_ICH# (19) SRC_PEG (11)
SRC_PEG# (11)
DREFSSCLK (5) DREFSSCLK# (5)
PCLK_591 (25) PCLK_7411 (31) PCLK_ICH (18) PCLK_MINI (28) PCLK_LAN (29) PCLK_SIO (27)
Place these termination to close CK410M.
+3V +3V
HCLK_CPU HCLK_CPU#
HCLK_MCH HCLK_MCH#
+LANCLK
-LANCLK SRC_MCH#
SRC_MCH SRC_SATA#
SRC_SATA SRC_ICH#
SRC_ICH SRC_PEG#
SRC_PEG DREFSSCLK#
DREFSSCLK
DOT96# DOT96
1
+3V(3,8,10,11,12,13,16,18,19,20,22,24,25,26,27,28,29,35,36,37,38,41)
VCCP(3,4,5,6,8,9,18,20,35,41)
RP23 49.9/FX2
RP20 49.9/FX2
RP78 49.9/FX2
RP58 49.9/FX2
RP57 49.9/FX2
RP56 49.9/FX2
RP55 49.9/FX2
RP54 49.9/FX2
RP53 49.9/FX2
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
0 1 1 166 100 33
0 1 0 200 100 33
0 0 0 266 100 33
1 0 0 333 100 33
1 1 0 400 100 33
1 1 1 RESERVED
B B
+3V
SELPSB1_CLK(3)
SELPSB0_CLK(3)
R122 0
R135 10K
R349 *1K
VCCP
R351 *1K
CG_BSEL0
CG_BSEL1
CG_BSEL2
R129 1KR128 0
R121 1K
MCH_BSEL1 (5)
MCH_BSEL2 (5)
PDAT_SMB(10,19,29,33)
PCLK_SMB(10,19,29,33)
+3V
Q21 2N7002E
3
Q22 2N7002E
3
2
+3V
2
R184 10K
1
1
These are for backdrive issue
R191 10K
CGDAT_SMB
CGCLK_SMB
( 48 MHz )
CLK48_USB CLK48_7411
( 33 MHz )
PCLK_SIO PCLK_LAN PCLK_MINI PCLK_ICH PCLK_7411 PCLK_591
( 14 MHz )
14M_SIO 14M_ICH
C338 *10P C346 *10P
C615 *10P C616 *10P C361 *10P C607 *10P C609 *10P C613 *10P
C354 *10P C355 *10P
R348
R136 *10K
A A
5
R350
*0
*0
Size Document Number Rev Custom
4
3
2
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
CLOCK GENERATOR
1
of
241Thursday, November 25, 2004
1A
A
VinaFix.com
B
C
D
E
HD#[0..63]
HD#0 HD#1 HD#2 HD#3 HD#4 HD#5 HD#6 HD#7 HD#8 HD#9 HD#10 HD#11 HD#12 HD#13 HD#14
T96
T90 T1 T99 T100 T97
HD#15
HD#16 HD#17 HD#18 HD#19 HD#20 HD#21 HD#22 HD#23 HD#24 HD#25 HD#26 HD#27 HD#28 HD#29 HD#30 HD#31
PM_PSI#
SELPSB0_CLK SELPSB1_CLK
H_GTLREF
HDSTBN0# HDSTBP0#
HD#[0..63]
HDSTBN1# HDSTBP1#
Layout note: 0.5" ma x length.
R3 2K/F
A19 A25 A22 B21 A24 B26 A21 B20 C20 B24 D24 E24 C26 B23 E23 C25 C23 C22 D25
H23
G25
L23
M26
H24 F25
G24
J23
M23
J25 L26 N24
M25
H26 N25 K25 K24 L24
J26
C16 C14
AF7
AC1
E26
AD26
E1
B2 C3
U46B
D0# D1# D2# D3# D4# D5# D6# D7# D8# D9# D10# D11# D12# D13# D14# D15# DSTBN0# DSTBP0# DINV0#
D16# D17# D18# D19# D20# D21# D22# D23# D24# D25# D26# D27# D28# D29# D30# D31# DSTBN1# DSTBP1# DINV1#
PSI# BSEL0
BSEL1
RSVD RSVD RSVD RSVD RSVD
GTLREF
Dothan_478P
DATA GRP
2
DATA GRP
0
DATA GRP
3
DATA GRP
1
MISC
RSVD/DPRSTP#
PWRGOOD
D32# D33# D34# D35# D36# D37# D38# D39# D40# D41# D42# D43# D44# D45# D46#
D47# DSTBN2# DSTBP2#
DINV2#
D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63# DSTBN3# DSTBP3#
DINV3# COMP0
COMP1 COMP2 COMP3
DPSLP#
DPWR#
SLP#
TEST1 TEST2
Y26 AA24 T25 U23 V23 R24 R26 R23 AA23 U26 V24 U25 V26 Y23 AA26 Y25 W25 W24 T24
AB25 AC23 AB24 AC20 AC22 AC25 AD23 AE22 AF23 AD24 AF20 AE21 AD21 AF25 AF22 AF26 AE24 AE25 AD20
P25 P26 AB2 AB1
G1 B7 C19 E4 A6
C5 F23
HD#32 HD#33 HD#34 HD#35 HD#36 HD#37 HD#38 HD#39 HD#40 HD#41 HD#42 HD#43 HD#44 HD#45 HD#46 HD#47
HD#48 HD#49 HD#50 HD#51 HD#52 HD#53 HD#54 HD#55 HD#56 HD#57 HD#58 HD#59 HD#60 HD#61 HD#62 HD#63
COMP0 COMP1 COMP2 COMP3
DPRSLP# DPSLP# DPWR# CPUPWRGD CPUSLP#
H_TEST1 H_TEST2
R511 *1K
VCCP
SELPSB0_CLK(2)
SELPSB1_CLK(2)
HD#[0..63](5)
HDSTBN0#(5) HDSTBP0#(5)
DINV#0(5)
HDSTBN1#(5) HDSTBP1#(5)
DINV#1(5)
R2 1K/F
HA#[3..31](5)
4 4
HADSTB0#(5)
HREQ#0(5) HREQ#1(5) HREQ#2(5) HREQ#3(5) HREQ#4(5)
3 3
HADSTB1#(5)
2 2
HA#[3..31]
HA#[3..31]
A20M#(18)
FERR#(18)
IGNNE#(18)
STPCLK#(18)
INTR(18)
NMI(18)
SMI#(18)
A20M# FERR# IGNNE#
STPCLK# INTR NMI
HA#3 HA#4 HA#5 HA#6 HA#7 HA#8 HA#9 HA#10 HA#11 HA#12 HA#13 HA#14 HA#15 HA#16
HADSTB0# HREQ#0
HREQ#1 HREQ#2 HREQ#3 HREQ#4
HA#17 HA#18
HA#23 HA#25
HA#26 HA#27 HA#28 HA#29 HA#30 HA#31
HADSTB1#
AA3 AA2
AF4 AC4 AC7 AC3 AD3 AE4 AD2 AB4 AC6 AD5 AE2 AD6
AF3 AE1
AF1 AE5
P4 U4 V3 R3 V2
W1
T4
W2
Y4 Y1 U1
Y3 U3 R2
P3 T2 P1 T1
C2 D3 A3
C6 D1 D4 B4
U46A
A3# A4#
0
A5# A6# A7# A8# A9# A10# A11# A12# A13# A14# A15# A16# ADSTB#0
REQ0# REQ1# REQ2# REQ3# REQ4#
A17# A18#
1
A19# A20# A21# A22# A23# A24# A25# A26# A27# A28# A29# A30# A31# ADSTB#1
A20M# FERR# IGNNE#
STPCLK# LINT0 LINT1 SMI#
Dothan_478P
ADDR GROUP
DEFER#
DRDY# DBSY#
LOCK#
RESET#
CONTROLXTP/ITP
TRDY#
ADDR GROUP
BPM#0 BPM#1 BPM#2 BPM#3 PRDY# PREQ#
TRST#
SIGNALS
PROCHOT#
THERMDA THERMDC
THERMTRIP#
THERMH CLK
ITP_CLK1 ITP_CLK0
BCLK1 BCLK0
ADS# BNR# BPRI#
BR0#
IERR#
INIT#
RS0#
RS1#
RS2#
HIT#
HITM#
TCK
TDO TMS
DBR#
ADS#
N2
BNR#
L1
BPRI#
J3
DEFER#
L4
DRDY#
H2
DBSY#
M2
HBREQ0#
N4
IERR#
A4
CPUINIT#
B5
HLOCK#
J2
CPURST#
B11
RS#0
H1
RS#1
K1
RS#2
L2
HTRDY#
M3
HIT#
K3
HITM#
K4
BPM#0HA#19
C8
BPM#1HA#20
B8
BPM#2HA#21
A9
BPM#3HA#22
C9
A10
PREQ#HA#24
B10
TCK
A13
TDI
C12
TDI
A12 C11 B13 A7
B17 B18 A18
C17 A15
A16 B14 B15
TDO TMS TRST# DBR#
CPU_PROCHOT# THERMDA THERMDC
THRMTRIP#
HCLK_CPU# HCLK_CPU
TP1
ADS# (5) BNR# (5) BPRI# (5)
DEFER# (5) DRDY# (5) DBSY# (5)
HBREQ0# (5)
CPUINIT# (18) HLOCK# (5) CPURST# (5)
RS#0 (5) RS#1 (5) RS#2 (5) HTRDY# (5)
HIT# (5) HITM# (5)
T94 T87 T89 T86 T88
DBR# (19)
THRMTRIP# (5,18)
T93 T92
HCLK_CPU# (2) HCLK_CPU (2)
VCCP
VCCP
R500 56
R501 56
HD#[0..63]
HDSTBN2# HDSTBP2#
HD#[0..63]
HDSTBN3# HDSTBP3#
R518 27.4 R517 54.9 R4 27.4 R5 54.9
DPRSLP# (18) DPSLP# (18) DPWR# (5)
CPUSLP# (5,18)
R8 *1K
HDSTBN2# (5) HDSTBP2# (5) DINV#2 (5)
HDSTBN3# (5) HDSTBP3# (5) DINV#3 (5)
VCCP
R7 200
CPUPWRGD (18)
CPUSLP#
1). Connected between Dothan and ICH6 for Dothan A Stepping.
2). .Connected between Dothan and Alviso for Dothan B Stepping.
G1: NC for Dothan and DPRSTP# for Yona h
+3V
VCCP +3V
TDI 6648VCC TMS TDO CPURST#
TCK TRST#
PREQ# THRMTRIP# SYS_SHDN#
1 1
R483 150 R486 39.2 R484 *54.9 R485 54.9
R482 27.4 R481 680
VCCP
R487 56 R499 *56
A
THRMTRIP#
R503 *470
B
R14 *4.7K
Q1
2
*MMBT3904
1 3
SYS_SHDN#
3
R11
2
Q2 *2N7002E
1
+3V(2,8,10,11,12,13,16,18,19,20,22,24,25,26,27,28,29,35,36,37,38,41)
VCCP(2,4,5,6,8,9,18,20,35,41)
6648_ALERT#(25) SYS_SHDN#(37)
THCLK_SMB(11,25)
THDAT_SMB(11,25)
C
1
1
2 2
THCLK_SMB THDAT_SMB 6648_ALERT#
Q46 2N7002E
ABCLK
3
ABDATA
3
Q45 2N7002E
ABCLK (25,40)
+3V
ABDATA (25,40)
D
10K
R13 10K
Size Document Number Rev Custom
Date: Sheet
R16 10K
R12 200
R15 *10K
U45
8
SCLK
7
SDA
6
ALERT#
4
OVERT#
MAX6648MUA
VCC
DXP DXN GND
1 2 3 5
ADDRESS: 98H
PROJECT : MA1
Quanta Computer Inc.
Dothan CPU (Host Bus)
C69
0.1U
THERMDA
C777 2200P
THERMDC
1A
of
341Thursday, November 25, 2004
E
A
VinaFix.com
CPU_CORE CPU_CORE
U46C
AA11
VCC0
AA13
VCC1
AA15
VCC2
AA17
VCC3
AA19
4 4
3 3
2 2
CPU_CORE
C21
0.1U
1 1
CPU_CORE
AA21
AA5 AA7
AA9 AB10 AB12 AB14 AB16 AB18 AB20 AB22
AB6
AB8 AC11 AC13 AC15 AC17 AC19
AC9 AD10 AD12 AD14 AD16 AD18
AD8 AE11 AE13 AE15 AE17 AE19
AE9 AF10 AF12 AF14 AF16 AF18
AF8 D18 D20 D22
E17 E19 E21
F18 F20 F22
G21
C64
0.1U
D6 D8
E5 E7 E9
F6 F8
VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58
Dothan_478P
C56
0.1U
VCCA1/RSVD VCCA2/RSVD VCCA3/RSVD
VCCSENSE
VSSSENSE
C68
0.1U
VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71
VCCQ0
VCCQ1
VID0 VID1 VID2 VID3 VID4 VID5
C14
0.1U
G5 H22 H6 J21 J5 K22 U5 V22 V6 W21 W5 Y22 Y6
F26 B1 N1 AC26
D10 D12 D14 D16 E11 E13 E15 F10 F12 F14 F16 K6 L21 L5 M22 M6 N21 N5 P22 P6 R21 R5 T22 T6 U21
P23 W4
E2 F2 F3 G3 G4 H4
TP_VCCSENSE
AE7
TP_VSSSENSE
AF6
CPU_CORE
CPU_CORE
TP_VCCA1 TP_VCCA2 TP_VCCA3
CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5
R520 *54.9
C15
0.1U
CPU_VCCA
C16
0.1U
C783
0.01U
T91 T95 T98
VCCP
CPU_VID0 (38) CPU_VID1 (38) CPU_VID2 (38) CPU_VID3 (38) CPU_VID4 (38) CPU_VID5 (38)
R519 *54.9
C17
0.1U
B
C18
0.1U
C784 10U
C19
0.1U
CPU_VCCA
+
C43
C28
0.1U
150U
270U/2.0V(CC7343) 12 m * 4 04/13 Intel recommend
CPU_CORE
C42
C38
10U
10U
CPU_CORE
C29
C30
10U
10U
CPU_CORE
C46
C47
10U
10U
CPU_CORE
C6
C786
10U
10U
C782
0.1U
C37 10U
C52 10U
C48 10U
C27 10U
R513 0
R512 *0
C59
C44
0.1U
0.1U
C36 10U
C39 10U
C50 10U
C787 10U
C
C31 10U
C789 10U
C51 10U
C33 10U
C41
0.1U
+1.5V
+1.8V
VCCPVCCP
C35
0.1U
C57
0.1U
VCCP
C61
0.1U
CPU_CORE
C12
C13
10U
10U
CPU_CORE
C10
C4
10U
10U
CPU_CORE
C24
C9
10U
10U
10U/6.3V/X5R(CC0805) 5 mOhm*35
---> 10U/4V/X5R(CC0603)
CPU_CORE(38,41)
C32
0.1U
C58
0.1U
C3 10U
C5 10U
C785 10U
VCCP(2,3,5,6,8,9,18,20,35,41)
+1.5V(8,12,19,20,32,34,41) +1.8V(12,13,34,36,41)
C60
0.1U
C40
0.1U
C11 10U
C788 10U
C23 10U
Murata
C62
0.1U
C34
0.1U
C8 10U
C45 10U
C7 10U
C63
0.1U
D
A11 A14 A17 A20 A23 A26 AA1 AA4 AA6
AA8 AA10 AA12 AA14 AA16 AA18 AA20 AA22 AA25
AB3
AB5
AB7
AB9 AB11 AB13 AB15 AB17 AB19 AB21 AB23 AB26
AC2 AC5
AC8 AC10 AC12 AC14 AC16 AC18 AC21 AC24
AD1
AD4
AD7
AD9 AD11 AD13 AD15 AD17 AD19 AD22 AD25
AE3
AE6
AE8 AE10 AE12 AE14 AE16 AE18 AE20 AE23 AE26
AF2
AF5
AF9 AF11 AF13 AF15 AF17 AF19 AF21 AF24
B12 B16 B19 B22 B25
C10
C13
C15
C18
C21
C24
D11
U46D
A2 A5 A8
B3 B6 B9
C1 C4 C7
D2 D5 D7 D9
Dothan_478P
VSS0 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96
VSS97 VSS98
VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191
E
D13 D15 D17 D19 D21 D23 D26 E3 E6 E8 E10 E12 E14 E16 E18 E20 E22 E25 F1 F4 F5 F7 F9 F11 F13 F15 F17 F19 F21 F24 G2 G6 G22 G23 G26 H3 H5 H21 H25 J1 J4 J6 J22 J24 K2 K5 K21 K23 K26 L3 L6 L22 L25 M1 M4 M5 M21 M24 N3 N6 N22 N23 N26 P2 P5 P21 P24 R1 R4 R6 R22 R25 T3 T5 T21 T23 T26 U2 U6 U22 U24 V1 V4 V5 V21 V25 W3 W6 W22 W23 W26 Y2 Y5 Y21 Y24
C20
C22
0.1U
0.1U
A
C25
0.1U
C26
0.1U
C49
0.1U
C53
0.1U
C55
0.1U
C65
0.1U
C66
0.1U
B
C67
0.1U
C
Size Document Number Rev Custom
D
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
Dothan CPU (Power)
E
of
441Thursday, November 25, 2004
1A
5
VinaFix.com
E4 E1 F4 H7 E2 F1 E3 D3 K7 F2
J7
J8 H6 F3 K8 H5 H1 H2 K5 K6
J4
G3
H3
J1 L5 K4
J5 P7 L7
J3 P5 L3 U7 V6 R6 R5 P3 T8 R7 R8 U8 R4 T4 T5 R1 T3 V8 U6
W6
U3 V5
W8 W7
U2 U1 Y5 Y2 V4 Y7
W1 W3
Y3 Y6
W2
C1 C2 D1 T1 L1 P1
U37A
HD0# HD1# HD2# HD3# HD4# HD5# HD6# HD7# HD8# HD9# HD10# HD11# HD12# HD13# HD14# HD15# HD16# HD17# HD18# HD19# HD20# HD21# HD22# HD23# HD24# HD25# HD26# HD27# HD28# HD29# HD30# HD31# HD32# HD33# HD34# HD35# HD36# HD37# HD38# HD39# HD40# HD41# HD42# HD43# HD44# HD45# HD46# HD47# HD48# HD49# HD50# HD51# HD52# HD53# HD54# HD55# HD56# HD57# HD58# HD59# HD60# HD61# HD62# HD63#
HXRCOMP HXSCOMP HXSWING HYRCOMP HYSCOMP HYSWING
ALVISO
HOST
HA3# HA4# HA5# HA6# HA7# HA8#
HA9# HA10# HA11# HA12# HA13# HA14# HA15# HA16# HA17# HA18# HA19# HA20# HA21# HA22# HA23# HA24# HA25# HA26# HA27# HA28# HA29# HA30# HA31#
HVREF
HBNR#
HBPRI#
BREQ0#
HCPURST#
HCLKINN HCLKINP
HDBSY#
HDEFER#
HDINV#0 HDINV#1 HDINV#2 HDINV#3
HDPWR#
HDRDY# HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3# HDSTBP0# HDSTBP1# HDSTBP2# HDSTBP3#
HEDRDY#
HHIT#
HHITM#
HLOCK#
HPCREQ#
HREQ0#
HREQ1#
HREQ2#
HREQ3#
HREQ4#
HRS0# HRS1# HRS2#
HCPUSLP#
HTRDY#
HD#[0..63](3)
D D
C C
B B
HD#[0..63]
HXRCOMP HXSCOMP HXSWING HYRCOMP HYSCOMP HYSWING
HD#0 HD#1 HD#2 HD#3 HD#4 HD#5 HD#6 HD#7 HD#8 HD#9 HD#10 HD#11 HD#12 HD#13 HD#14 HD#15 HD#16 HD#17 HD#18 HD#19 HD#20 HD#21 HD#22 HD#23 HD#24 HD#25 HD#26 HD#27 HD#28 HD#29 HD#30 HD#31 HD#32 HD#33 HD#34 HD#35 HD#36 HD#37 HD#38 HD#39 HD#40 HD#41 HD#42 HD#43 HD#44 HD#45 HD#46 HD#47 HD#48 HD#49 HD#50 HD#51 HD#52 HD#53 HD#54 HD#55 HD#56 HD#57 HD#58 HD#59 HD#60 HD#61 HD#62 HD#63
G9 C9 E9 B7 A10 F9 D8 B10 E10 G10 D9 E11 F10 G11 G13 C10 C11 D11 C12 B13 A12 F12 G12 E12 C13 B11 D13 A13 F13
F8 B9 E13 J11 A5 D5 E7 H10
AB1 AB2
C6 E6 H8 K3 T7 U5 G6 F7 G4 K1 R3 V3 G5 K2 R2 W4 F6 D4 D6 B3 A11 A7 D7 B8 C7 A8 A4 C5 B4 G8 B5
4
HA#3 HA#4 HA#5 HA#6 HA#7 HA#8 HA#9 HA#10 HA#11 HA#12 HA#13 HA#14 HA#15 HA#16 HA#17 HA#18 HA#19 HA#20 HA#21 HA#22 HA#23 HA#24 HA#25 HA#26 HA#27 HA#28 HA#29 HA#30 HA#31
ADS# HADSTB0# HADSTB1# HVREF BNR# BPRI# HBREQ0# CPURST#
HCLK_MCH# HCLK_MCH
DBSY# DEFER# DINV#0 DINV#1 DINV#2 DINV#3 DPWR# DRDY# HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3# HDSTBP0# HDSTBP1# HDSTBP2# HDSTBP3#
HIT# HITM# HLOCK#
HREQ#0 HREQ#1 HREQ#2 HREQ#3 HREQ#4 RS#0 RS#1 RS#2 HCPUSLP# HTRDY#
HA#[3..31]
HA#[3..31] (3)
ADS# (3) HADSTB0# (3) HADSTB1# (3)
BNR# (3) BPRI# (3) HBREQ0# (3) CPURST# (3)
HCLK_MCH# (2) HCLK_MCH (2)
DBSY# (3) DEFER# (3) DINV#0 (3) DINV#1 (3) DINV#2 (3) DINV#3 (3) DPWR# (3) DRDY# (3) HDSTBN0# (3) HDSTBN1# (3) HDSTBN2# (3) HDSTBN3# (3) HDSTBP0# (3) HDSTBP1# (3) HDSTBP2# (3) HDSTBP3# (3)
HIT# (3) HITM# (3) HLOCK# (3)
HREQ#0 (3) HREQ#1 (3) HREQ#2 (3) HREQ#3 (3) HREQ#4 (3) RS#0 (3) RS#1 (3) RS#2 (3)
HTRDY# (3)
VCCP
R456 100/F
C745
R455
0.1U
200/F
T4
T79
R454 0
R2027 should be populated to support Dothan B stepping
3
CPUSLP# (3,18)
T18
T14
T20
T15
T68 T69
DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3
DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3
DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3
DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3
CLK_SDRAM0 CLK_SDRAM1 CLK_SDRAM2 CLK_SDRAM3 CLK_SDRAM4 CLK_SDRAM5
CLK_SDRAM0# CLK_SDRAM1# CLK_SDRAM2# CLK_SDRAM3# CLK_SDRAM4# CLK_SDRAM5#
CKE0 CKE1 CKE2 CKE3
SM_CS0# SM_CS1# SM_CS2# SM_CS3#
M_OCDCOMP0 M_OCDCOMP1
M_ODT0 M_ODT1 M_ODT2 M_ODT3
M_RCOMPN M_RCOMPP
SMXSLEW SMYSLEW
DMI_TXN0(19) DMI_TXN1(19) DMI_TXN2(19) DMI_TXN3(19)
DMI_TXP0(19) DMI_TXP1(19) DMI_TXP2(19) DMI_TXP3(19)
DMI_RXN0(19) DMI_RXN1(19) DMI_RXN2(19) DMI_RXN3(19)
DMI_RXP0(19) DMI_RXP1(19) DMI_RXP2(19) DMI_RXP3(19)
CLK_SDRAM0(10) CLK_SDRAM1(10)
CLK_SDRAM3(10) CLK_SDRAM4(10)
CLK_SDRAM0#(10) CLK_SDRAM1#(10)
CLK_SDRAM3#(10) CLK_SDRAM4#(10)
CKE0(10) CKE1(10) CKE2(10) CKE3(10)
SM_CS0#(10) SM_CS1#(10) SM_CS2#(10) SM_CS3#(10)
M_ODT0(10) M_ODT1(10) M_ODT2(10) M_ODT3(10)
SMDDR_VREF
It's point to point, 55ohm trace, keep as short as possible.
AA31
AB35 AC31 AD35
AA35
AB31 AC35
AA33
AB37 AC33 AD37
AA37
AB33 AC37
AM33
AE11
AJ34
AF6
AC10 AN33
AK1
AE10
AJ33
AF5
AD10
AP21 AM21 AH21
AK21 AN16
AM14 AH15 AG16
AF22
AF16
AP14
AL15 AM11 AN10
AK10
AK11
AF37
AD1 AE27 AE28
AF9 AF10
Y31
Y33
AL1
2
U37C
DMIRXN0 DMIRXN1 DMIRXN2 DMIRXN3
DMIRXP0 DMIRXP1 DMIRXP2 DMIRXP3
DMITXN0 DMITXN1 DMITXN2 DMITXN3
DMITXP0 DMITXP1 DMITXP2 DMITXP3
SM_CK0 SM_CK1 SM_CK2 SM_CK3 SM_CK4 SM_CK5
SM_CK0# SM_CK1# SM_CK2# SM_CK3# SM_CK4# SM_CK5#
SM_CKE0 SM_CKE1 SM_CKE2 SM_CKE3
SM_CS0# SM_CS1# SM_CS2# SM_CS3#
SM_OCDCOMP0 SM_OCDCOMP1
SM_ODT0 SM_ODT1 SM_ODT2 SM_ODT3
SMRCOMPN SMRCOMPP SMVREF0 SMVREF1 SMXSLEWIN SMXSLEWOUT SMYSLEWIN SMYSLEWOUT
ALVISO
1
CFG0 MCH_BSEL1 MCH_BSEL2
CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20
PM_BMBUSY# PM_EXTTS#0 PM_EXTTS#1
R453 0 R382 100
DOT96# DOT96
TP_NC1 TP_NC2 TP_NC3 TP_NC4 TP_NC5 TP_NC6 TP_NC7 TP_NC8 TP_NC9 TP_NC10 TP_NC11
C744
0.1U
R468 10K
VCCP
R450 1K
+2.5V
R467 10K
DOT96# (2) DOT96 (2) DREFSSCLK# (2) DREFSSCLK (2)
T71 T75 T70 T73 T72 T74 T81 T83 T76 T77 T84
、、、、
T85
MCH_BSEL1 (2) MCH_BSEL2 (2) CFG3 (6)
T10
CFG5 (6) CFG6 (6) CFG7 (6)
T7
CFG9 (6)
T8
CFG11 (6) CFG12 (6) CFG13 (6)
T78 T5
CFG16 (6)
T6
CFG18 (6) CFG19 (6)
T3
PM_BMBUSY# (19)
THRMTRIP# (3,18) IMVP_PWG (19,38) PLTRST# (11,18,19,27,29)
100MHz ( LVDS)
SMDDR_VREF(10,34)
1.8VSUS(8,9,10,34) VCCP(2,3,4,6,8,9,18,20,35,41) +2.5V(6,8,12,16,17,20,35,41)
G16
CFG0
H13
CFG1
G14
CFG2
F16
CFG3
F15
CFG4
G15
CFG5
E16
CFG6
D17
CFG7
J16
CFG8
D15
CFG9
E15
CFG10
D14
CFG11
E14
CFG12
H12
CFG13
C14
CFG14
H15
CFG15
DMIDDR MUXING
CFG/RSVDPMLCKNC
THRMTRIP#
DREF_CLKN
DREF_CLKP DREF_SSCLKN DREF_SSCLKP
DREF_CLKN Display Clock Frequency at 96MHz ( CRT,SDVO and TVOUT) DREF_SSCLKN Display Clock Frequency (with SSC) at 96
CFG16 CFG17 CFG18 CFG19
CFG20 RSVD21 RSVD22 RSVD23 RSVD24 RSVD25 RSVD26 RSVD27
BM_BUSY#
EXT_TS0# EXT_TS1#
PWROK
RSTIN#
NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8
NC9 NC10 NC11
、、、、
J15 H14 G22 G23 D23 G25 G24 J17 A31 A30 D26 D25
J23 J21 H22 F5 AD30 AE29
A24 A23 C37 D37
AP37 AN37 AP36 AP2 AP1 AN1 B1 A2 B37 A36 A37
DREF_CLKP
、、、、
DREF_SSCLKP
VCCP VCCP VCCP
4
HXSCOMP HXRCOMP
HYSCOMP HYRCOMP
R381
R380
40.2/F
40.2/F
Route as short as possible.
3
M_OCDCOMP0 M_OCDCOMP1
R420 54.9
A A
R408 221/F
HXSWING
R409
C727
100/F
0.1U
5
R399 221/F
R397 100/F
HYSWING
C711
0.1U
R418 24.9/F
VCCP
R401 54.9 R395 24.9/F
1.8VSUS
R383
80.6/F
R384
80.6/F
M_RCOMPN M_RCOMPP
Size Document Number Rev Custom
2
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
Alviso Host(1/5)
1
of
541Thursday, November 25, 2004
1A
5
VinaFix.com
T9 T12
SRC_MCH#(2)
SRC_MCH(2)
R504 *0
DDCCLK(11,17)
TV_COMP
R505 *0
TV_Y/G
R506 *0
TV_C/R
R492 0 R491 0 R490 0
DDCCLK DDCDATA CRT_B_COM
CRT_G_COM CRT_R_COM VSYNC_COM
HSYNC_COM
EXT VGA NC
+2.5V
TLCO-_1
2
TLCO+_1
4
TUCO-_1
2
TUCO+_1
4
TLO0-_1
2
TLO0+_1
4
TLO1-_1
2
TLO1+_1
4
TLO2-_1
2
TLO2+_1
4
TUO0-_1
2
TUO0+_1
4
TUO1-_1
2
TUO1+_1
4
TUO2-_1
2
TUO2+_1
4
R502 *0 R498 *0 R493 *0
R494 *0 R495 *0 R496 *39
R497 *39 R466 *255/F
R439 *0 R457 *2.2K R463 *2.2K R440 *0 R464 *0 R469 *0 R433 *1.5K/F
EXT VGA NC
TV_COMP(11,17,33)
TV_Y/G(11,17,33) TV_C/R(11,17,33)
ATI
R504
D D
R505 R506 R492 R491 R490 R452
R466 I - 255/F(CS12553F906) A-NC
C C
B B
INTEL
X
0
X
0
X
0
0
150/F
0
150/F
0
150/F
0
4.99K/F
TXLCLKOUT-(11,16) TXLCLKOUT+(11,16)
TXUCLKOUT-(11,16) TXUCLKOUT+(11,16)
TXLOUT0-(11,16)
TXLOUT0+(11,16)
TXLOUT1-(11,16)
TXLOUT1+(11,16)
TXLOUT2-(11,16)
TXLOUT2+(11,16)
TXUOUT0-(11,16)
TXUOUT0+(11,16)
TXUOUT1-(11,16)
TXUOUT1+(11,16)
TXUOUT2-(11,16)
TXUOUT2+(11,16)
150/F(CS11502FB04)
4.99K/F(CS24992FB00)
DDCDATA(11,17)
CRT_B_COM(11,17) CRT_G_COM(11,17)
CRT_R_COM(11,17)
VSYNC_COM(11,17)
HSYNC_COM(11,17)
BLON(11,16)
DDC_CLK(11,16)
DDC_DATA(11,16)
DISP_ON(11,16)
RP65 *0X2
1 3
RP61 *0X2
1 3
RP68 *0X2
1 3
RP67 *0X2
1 3
RP66 *0X2
1 3
RP64 *0X2
1 3
RP63 *0X2
1 3
RP62 *0X2
1 3
SRC_MCH# SRC_MCH
TV_Y/G_A TV_C/R_A
R452 0
DDCCLK_R DDCDATA_R CRT_BLUE
CRT_GREEN CRT_RED
CRT_COM# VSYNC HSYNC
REFSET
R458 *100K R38 *100K
T2 T82
T80 T13 T11
TLCO-_1 TLCO+_1 TUCO-_1 TUCO+_1
TLO0-_1 TLO1-_1 TLO2-_1
TLO0+_1 TLO1+_1 TLO2+_1
TUO0-_1 TUO1-_1 TUO2-_1
TUO0+_1 TUO1+_1 TUO2+_1
D_CLK_1 D_DATA_1
H24
H25 AB29 AC29
A15
C16
A17
B15
B16
B17
E24
E23
E21
D21
C20
B20
A19
B19
H21
G21
E25
F25
C23
C22
F23
F22
F26
C33
C31
F28
F27
B30
B29
C25
C24
B34
B33
B32
A34
A33
B31
C29
D28
C27
C28
D27
C26
4
J18
J20
U37F
SDVOCTRL_DATA SDVOCTRL_CLK GCLKN GCLKP
TVDAC_A TVDAC_B TVDAC_C TV_REFSET TV_IRTNA TV_IRTNB TV_IRTNC
DDCCLK DDCDATA BLUE BLUE# GREEN GREEN# RED RED# VSYNC HSYNC REFSET
LBKLT_CTRL LBKLT_EN LCTLA_CLK LCTLB_DATA LDDC_CLK LDDC_DATA LVDD_EN LIBG LVBG LVREFH LVREFL
LACLKN LACLKP LBCLKN LBCLKP
LADATAN0 LADATAN1 LADATAN2
LADATAP0 LADATAP1 LADATAP2
LBDATAN0 LBDATAN1 LBDATAN2
LBDATAP0 LBDATAP1 LBDATAP2
ALVISO
MISC
TV VGA LVDS
EXP_COMPI
EXP_ICOMPO
EXP_RXN0 EXP_RXN1 EXP_RXN2 EXP_RXN3 EXP_RXN4 EXP_RXN5 EXP_RXN6 EXP_RXN7 EXP_RXN8
EXP_RXN9 EXP_RXN10 EXP_RXN11 EXP_RXN12 EXP_RXN13 EXP_RXN14 EXP_RXN15
EXP_RXP0
EXP_RXP1
EXP_RXP2
EXP_RXP3
EXP_RXP4
EXP_RXP5
EXP_RXP6
EXP_RXP7
EXP_RXP8
EXP_RXP9 EXP_RXP10 EXP_RXP11 EXP_RXP12 EXP_RXP13 EXP_RXP14 EXP_RXP15
EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
PCI-EXPRESS GRAPHICS
EXP_TXN10 EXP_TXN11 EXP_TXN12 EXP_TXN13 EXP_TXN14 EXP_TXN15
EXP_TXP0 EXP_TXP1 EXP_TXP2 EXP_TXP3 EXP_TXP4 EXP_TXP5 EXP_TXP6 EXP_TXP7 EXP_TXP8
EXP_TXP9 EXP_TXP10 EXP_TXP11 EXP_TXP12 EXP_TXP13 EXP_TXP14 EXP_TXP15
D36 D34
E30 F34 G30 H34 J30 K34 L30 M34 N30 P34 R30 T34 U30 V34 W30 Y34
D30 E34 F30 G34 H30 J34 K30 L34 M30 N34 P30 R34 T30 U34 V30 W34
E32 F36 G32 H36 J32 K36 L32 M36 N32 P36 R32 T36 U32 V36 W32 Y36
D32 E36 F32 G36 H32 J36 K32 L36 M32 N36 P32 R36 T32 U36 V32 W36
3
EXP_COMP
PEG_RXN0 PEG_RXN1 PEG_RXN2 PEG_RXN3TV_COMP_A PEG_RXN4 PEG_RXN5 PEG_RXN6 PEG_RXN7 PEG_RXN8 PEG_RXN9 PEG_RXN10 PEG_RXN11 PEG_RXN12 PEG_RXN13 PEG_RXN14 PEG_RXN15
PEG_RXP0 PEG_RXP1 PEG_RXP2 PEG_RXP3 PEG_RXP4 PEG_RXP5 PEG_RXP6 PEG_RXP7 PEG_RXP8 PEG_RXP9 PEG_RXP10 PEG_RXP11 PEG_RXP12 PEG_RXP13 PEG_RXP14 PEG_RXP15
PEG_TXN0 PEG_TXN1 PEG_TXN2 PEG_TXN3 PEG_TXN4 PEG_TXN5 PEG_TXN6 PEG_TXN7 PEG_TXN8 PEG_TXN9 PEG_TXN10 PEG_TXN11 PEG_TXN12 PEG_TXN13 PEG_TXN14 PEG_TXN15
PEG_TXP0 PEG_TXP1 PEG_TXP2 PEG_TXP3 PEG_TXP4 PEG_TXP5 PEG_TXP6 PEG_TXP7 PEG_TXP8 PEG_TXP9 PEG_TXP10 PEG_TXP11 PEG_TXP12 PEG_TXP13 PEG_TXP14 PEG_TXP15
R430 24.9/F
PEG_RXN[0..15]
PEG_RXP[0..15]
VCC3G_PCIE
PEG_RXN[0..15] (11)
PEG_RXP[0..15] (11)
+1.5V
2
DC Blocked Cap.
PEG_TXN0 PEG_TXN1 PEG_TXN2 PEG_TXN3 PEG_TXN4 PEG_TXN5 PEG_TXN6 PEG_TXN7 PEG_TXN8 PEG_TXN9 PEG_TXN10 PEG_TXN11 PEG_TXN12 PEG_TXN13 PEG_TXN14 PEG_TXN15
C719 0.1U C723 0.1U C713 0.1U C720 0.1U C706 0.1U C717 0.1U C700 0.1U C709 0.1U C694 0.1U C705 0.1U C690 0.1U C698 0.1U C684 0.1U C693 0.1U C676 0.1U C669 0.1U
INT VGA NC
C721 0.1U
PEG_TXP0
C724 0.1U
PEG_TXP1
C716 0.1U
PEG_TXP2
C722 0.1U
PEG_TXP3 PEG_TXP4
C708 0.1U C718 0.1U
PEG_TXP5
C703 0.1U
PEG_TXP6
C712 0.1U
PEG_TXP7
C697 0.1U
PEG_TXP8
C707 0.1U
PEG_TXP9
C692 0.1U
PEG_TXP10
C701 0.1U
PEG_TXP11
C687 0.1U
PEG_TXP12
C696 0.1U
PEG_TXP13
C681 0.1U
PEG_TXP14
C672 0.1U
PEG_TXP15
PEG_TXN_C0 PEG_TXN_C1 PEG_TXN_C2 PEG_TXN_C3 PEG_TXN_C4 PEG_TXN_C5 PEG_TXN_C6 PEG_TXN_C7 PEG_TXN_C8 PEG_TXN_C9 PEG_TXN_C10 PEG_TXN_C11 PEG_TXN_C12 PEG_TXN_C13 PEG_TXN_C14 PEG_TXN_C15
PEG_TXP_C0 PEG_TXP_C1 PEG_TXP_C2 PEG_TXP_C3 PEG_TXP_C4 PEG_TXP_C5 PEG_TXP_C6 PEG_TXP_C7 PEG_TXP_C8 PEG_TXP_C9 PEG_TXP_C10 PEG_TXP_C11 PEG_TXP_C12 PEG_TXP_C13 PEG_TXP_C14 PEG_TXP_C15
+2.5V(5,8,12,16,17,20,35,41)
VCC3G_PCIE(8)
VCCP(2,3,4,5,8,9,18,20,35,41)
PEG_TXN_C[0..15]
PEG_TXP_C[0..15]
1
PEG_TXN_C[0..15] (11)
PEG_TXP_C[0..15] (11)
CFG5 CFG9
R434 *2.2K
Low=DMIx2 High=DMIx4
CFG7
A A
CFG7(5)
R52 *2.2K
Low=DT/Transportable CPU High=Movile CPU
5
CFG9(5)CFG5(5)
Low=PCIE Reverse Lanes High=PCIE Normal Operation
+2.5V +2.5V
CFG18(5)
Low=CPU core VCC 1.05V High=CPU core VCC 1.5V
CFG18
R56 *2.2K
R44 *1K
CFG12(5) CFG13(5) CFG6(5)
CFG11(5)
4
CFG12 CFG13
R424 *2.2K
00 : Reserved 01 : XOR Mode Enabled 10 : All Z Mode Enabled 11 : Normal Operation
CFG11
R65 *2.2K
Low=FSB533
R435 *2.2K
CFG6
R54
2.2K
Low=DDR II High=DDR
CFG3
CFG3(5)
R61 *2.2K
Low=DDR533
3
CFG16
CFG16(5)
R451 *2.2K
Low=FSB Dynamic ODT Disabled High=FSB Dynamic ODT Enabled
R43 *1K
CFG19
CFG19(5)
Low=CPU VTT 1.05V High=CPU VTT 1.2V
CRT_COM#
VSYNC HSYNC
REFSET CRT_BLUE CRT_GREEN CRT_RED
2
R475 0 R471 *0
R479 0 R480 0
R26 0 R507 0 R508 0 R509 0 R478 *150/F R477 *150/F R476 *150/F
Size Document Number Rev Custom
Date: Sheet
VCCP
VCCP
PROJECT : MA1
Quanta Computer Inc.
VGA DMI(2/5)
R475 R471 R479 R480 R26 R507 R508 R509 R478 R477 R476
641Thursday, November 25, 2004
1
ATI 0 X 0 0 0 0 0 0 X X X
of
INTEL X 0 X X X X X X 150/F 150/F 150/F
1A
5
VinaFix.com
D D
A_MD[0..63]
C C
B B
A_MD23 A_MD24 A_MD25 A_MD26 A_MD27 A_MD28 A_MD29 A_MD30 A_MD31 A_MD32 A_MD33 A_MD34 A_MD35 A_MD36 A_MD37 A_MD38 A_MD39 A_MD40 A_MD41 A_MD42 A_MD43 A_MD44 A_MD45 A_MD46 A_MD47 A_MD48 A_MD49 A_MD50 A_MD51 A_MD52 A_MD53 A_MD54 A_MD55 A_MD56 A_MD57 A_MD58 A_MD59 A_MD60 A_MD61 A_MD62 A_MD63
AG35 AH35
AL35 AL37
AH36
AJ35
AK37
AL34 AM36 AN35 AP32 AM31 AM34 AM35
AL32 AM32 AN31 AP31 AN28 AP28
AL30 AM30 AM28
AL28 AP27 AM27 AM23 AM22
AL23 AM24 AN22 AP22
AM9
AL9 AL6
AP7 AP11 AP10
AL7 AM7 AN5 AN6 AN3 AP3 AP6 AM6
AL4 AM3 AK2 AK3 AG2 AG1
AL3 AM2 AH3 AG3
AF3 AE3 AD6 AC4
AF2
AF1 AD4 AD5
U37B
SADQ0 SADQ1 SADQ2 SADQ3 SADQ4 SADQ5 SADQ6 SADQ7 SADQ8 SADQ9 SADQ10 SADQ11 SADQ12 SADQ13 SADQ14 SADQ15 SADQ16 SADQ17 SADQ18 SADQ19 SADQ20 SADQ21 SADQ22 SADQ23 SADQ24 SADQ25 SADQ26 SADQ27 SADQ28 SADQ29 SADQ30 SADQ31 SADQ32 SADQ33 SADQ34 SADQ35 SADQ36 SADQ37 SADQ38 SADQ39 SADQ40 SADQ41 SADQ42 SADQ43 SADQ44 SADQ45 SADQ46 SADQ47 SADQ48 SADQ49 SADQ50 SADQ51 SADQ52 SADQ53 SADQ54 SADQ55 SADQ56 SADQ57 SADQ58 SADQ59 SADQ60 SADQ61 SADQ62 SADQ63
ALVISO
4
SA_BS0# SA_BS1# SA_BS2#
SA_DM0 SA_DM1 SA_DM2 SA_DM3 SA_DM4 SA_DM5 SA_DM6 SA_DM7
SA_DQS0 SA_DQS1 SA_DQS2 SA_DQS3 SA_DQS4 SA_DQS5 SA_DQS6 SA_DQS7
SA_DQS0# SA_DQS1# SA_DQS2# SA_DQS3# SA_DQS4# SA_DQS5# SA_DQS6# SA_DQS7#
SA_MA0 SA_MA1 SA_MA2 SA_MA3 SA_MA4 SA_MA5 SA_MA6 SA_MA7 SA_MA8
SA_MA9 SA_MA10 SA_MA11 SA_MA12 SA_MA13
DDR SYSTEM MEMORY A
SA_CAS# SA_RAS#
SA_RCVENIN#
SA_RCVENOUT#
SA_WE#
A_BS0#
AK15
A_BS1#
AK16
A_BS2#
AL21
AJ37
AP35
AL29
AP24
AP9
AP4
AJ2
AD3
A_DQS0
AK36
A_DQS1
AP33
A_DQS2
AN29
A_DQS3
AP23
A_DQS4
AM8
A_DQS5
AM4
A_DQS6
AJ1
A_DQS7
AE5
A_DQS#0
AK35
A_DQS#1
AP34
A_DQS#2
AN30
A_DQS#3
AN23
A_DQS#4
AN8
A_DQS#5
AM5
A_DQS#6
AH1
A_DQS#7
AE4
A_MA0
AL17
A_MA1
AP17
A_MA2
AP18
A_MA3
AM17
A_MA4
AN18
A_MA5
AM18
A_MA6
AL19
A_MA7
AP20
A_MA8
AM19
A_MA9
AL20
A_MA10
AM16
A_MA11
AN20
A_MA12
AM20
A_MA13
AM15
A_SCASA#
AN15
A_SRASA#
AP16
SA_RCVENIN#
AF29
SA_RCVENOUT#
AF28
A_BMWEA#
AP15
A_BS0# (10) A_BS1# (10) A_BS2# (10)
A_SCASA# (10) A_SRASA# (10)
A_BMWEA# (10)
A_DM[0..7] (10)
A_DQS[0..7] (10)
A_DQS#[0..7] (10)
A_MA[0..13] (10)
3
B_MD[0..63](10)A_MD[0..63](10)
B_MD[0..63]
AE31 AE32 AG32 AG36 AE34 AE33
AF31
AF30 AH33 AH32 AK31 AG30 AG34 AG33 AH31
AJ31 AK30
AJ30 AH29 AH28 AK29 AH30 AH27 AG28
AF24 AG23
AJ22 AK22 AH24 AH23 AG22
AJ21 AG10
AG9 AG8
AH8 AH11 AH10
AJ9
AK9
AJ7
AK6
AJ4 AH5 AK8
AJ8
AJ5 AK4 AG5 AG4 AD8 AD9 AH4 AG6 AE8 AD7 AC5 AB8 AB6 AA8 AC8 AC7 AA4 AA5
U37G
SBDQ0 SBDQ1 SBDQ2 SBDQ3 SBDQ4 SBDQ5 SBDQ6 SBDQ7 SBDQ8 SBDQ9 SBDQ10 SBDQ11 SBDQ12 SBDQ13 SBDQ14 SBDQ15 SBDQ16 SBDQ17 SBDQ18 SBDQ19 SBDQ20 SBDQ21 SBDQ22 SBDQ23 SBDQ24 SBDQ25 SBDQ26 SBDQ27 SBDQ28 SBDQ29 SBDQ30 SBDQ31 SBDQ32 SBDQ33 SBDQ34 SBDQ35 SBDQ36 SBDQ37 SBDQ38 SBDQ39 SBDQ40 SBDQ41 SBDQ42 SBDQ43 SBDQ44 SBDQ45 SBDQ46 SBDQ47 SBDQ48 SBDQ49 SBDQ50 SBDQ51 SBDQ52 SBDQ53 SBDQ54 SBDQ55 SBDQ56 SBDQ57 SBDQ58 SBDQ59 SBDQ60 SBDQ61 SBDQ62 SBDQ63
ALVISO
2
SB_BS0# SB_BS1# SB_BS2#
SB_DM0 SB_DM1 SB_DM2 SB_DM3 SB_DM4 SB_DM5 SB_DM6 SB_DM7
SB_DQS0 SB_DQS1 SB_DQS2 SB_DQS3 SB_DQS4 SB_DQS5 SB_DQS6 SB_DQS7
SB_DQS0# SB_DQS1# SB_DQS2# SB_DQS3# SB_DQS4# SB_DQS5# SB_DQS6# SB_DQS7#
SB_MA0 SB_MA1 SB_MA2 SB_MA3 SB_MA4 SB_MA5 SB_MA6 SB_MA7 SB_MA8
SB_MA9 SB_MA10 SB_MA11 SB_MA12 SB_MA13
DDR SYSTEM MEMORY B
SB_CAS# SB_RAS#
SB_RCVENIN#
SB_RCVENOUT#
SB_WE#
B_BS0#
AJ15
B_BS1#
AG17
B_BS2#
AG21
AF32
AK34
AK27
AK24
AJ10
AK5
AE7
AB7
B_DQS0
AF34
B_DQS1
AK32
B_DQS2
AJ28
B_DQS3
AK23
B_DQS4
AM10
B_DQS5
AH6
B_DQS6
AF8
B_DQS7
AB4
B_DQS#0
AF35
B_DQS#1
AK33
B_DQS#2
AK28
B_DQS#3
AJ23
B_DQS#4
AL10
B_DQS#5
AH7
B_DQS#6
AF7
B_DQS#7
AB5
B_MA0
AH17
B_MA1
AK17
B_MA2
AH18
B_MA3
AJ18
B_MA4
AK18
B_MA5
AJ19
B_MA6
AK19
B_MA7
AH19
B_MA8
AJ20
B_MA9
AH20
B_MA10
AJ16
B_MA11
AG18
B_MA12
AG20
B_MA13
AG15
B_SCASA#
AH14
B_SRASA#
AK14
SB_RCVENIN#
AF15
SB_RCVENOUT#
AF14
B_BMWEA#
AH16
B_BS0# (10) B_BS1# (10) B_BS2# (10)
B_SCASA# (10)
B_SRASA# (10)
T16T21 T17T19
B_BMWEA# (10)
1
B_DM[0..7] (10)
B_DQS[0..7] (10)
B_DQS#[0..7] (10)
B_MA[0..13] (10)
A A
PROJECT : MA1
Quanta Computer Inc.
ALVISO DDR(3/5)
1
of
741Thursday, November 25, 2004
1A
5
4
3
Size Document Number Rev Custom
2
Date: Sheet
5
VinaFix.com
VCCP
C752
C746
4.7U/10V
2.2U
D D
C725
0.22U
VCCP_GMCH_CAP4
G1
VTT49
VTT50
C C
VTT51
C704
0.22U
VCCP_GMCH_CAP3
VTT48
G37
VCCP_GMCH_CAP2
VTT47
VSSA_3GBG
F37
C747
C748
0.47U/10V
0.47U
VCCP_GMCH_CAP1
VTT37
VTT38
VTT39
VTT40
VTT41
VTT42
VTT43
VTT44
VTT45
VTT46
VCC3G3
VCC3G4
VCC3G5
VCC3G6
VCCA_3GPLL0
VCCA_3GPLL1
VCCA_3GPLL2
VCCA_3GBG
U37
R37
N37
L37
J37
Y29
Y28
Y27
VCCP
VCCP
VTT30
VTT31
VTT32
VTT33
VTT34
VTT35
VTT36
VCCA_SM1
VCCA_SM2
VCCA_SM3
VCC3G0
VCC3G1
VCC3G2
AF20
AP19
AF19
AF18
AE37
W37
+2.5V
VCCP
VTT26
VTT27
VTT28
VTT29
VCCTX_LVDS1
VCCTX_LVDS2
VCCA_SM0
A28
A27
4
R489 *0
+2.5V
C775 10U R488 0
VTT25
VCCTX_LVDS0
J10Y9W9U9R9P9N9M9L9J9N8M8N7M7N6M6A6N5M5N4M4N3M3N2M2B2V1N1M1
VTT22
VTT23
VTT24
VCCSM63
VCCSM64
AM1
AE1
R449 *10
C738 0.1U C739 0.022U
R459 *0 C741 0 C766 *10U
N10
M10
K10
VTT20
VTT21
VCCSM61
VCCSM62
AB10
AB9
AP8
2 1
D31 *RB751V-40
B28
3
ATI
VCC36
K22
VCC35
X 10U 0 X X
0.1U
0.022U X 0 X
C128
0.1U
K24
K23
VCC33
VCC34
K25
J25
VCC32
INTEL 0 10U X RB751V-40 10
0.1U
0.022U 0
0.1U 10U
K26
H26
VCC30
VCC31
R489
+1.5V
L14
BLM11A121S
C209 0.1U
C245 470U
+
K13
J13
K12
W11
V11
U11
T11
R11
P11
N11
M11
L11
K11
W10
V10
U10
T10
R10
P10
VTT0
VTT1
VTT2
VTT3
VTT4
VTT5
VTT6
VTT7
VTT8
VTT9
VTT10
VTT11
VTT12
VTT13
VTT14
VTT15
VTT16
VTT17
VTT18
VTT19
BLM11A121S
C699 0.1U
C168 470U
+
E19
G19
H20
VCC_SYNC
VCCA_CRTDAC1
VVSSA_CRTDAC
L45
F19
VCCA_CRTDAC0
AA2
W18
V18
T18
K18
K17
AC1
AC2
C35
B23
AA1
VCC45
VCC46
VCC47
VCC48
VCCA_HPLL
VCCA_MPLL
VCCA_DPLLB
VCCA_DPLLA
VCCH_MPLL0
VCCH_MPLL1
C775 R488 D31 R449 C738 C739 R459 C741 C766
K21
W20
U20
T20
K20
V19
U19
K19
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
POWER
VCCSM7
VCCSM8
VCCSM9
VCCSM10
VCCSM11
VCCSM12
VCCSM13
VCCSM14
VCCSM15
VCCSM16
VCCSM17
VCCSM18
VCCSM19
VCCSM20
VCCSM21
VCCSM22
VCCSM23
VCCSM24
VCCSM25
VCCSM26
VCCSM27
VCCSM28
VCCSM29
VCCSM30
VCCSM31
VCCSM32
VCCSM33
VCCSM34
VCCSM35
VCCSM36
VCCSM37
VCCSM38
VCCSM39
VCCSM40
VCCSM41
VCCSM42
VCCSM43
VCCSM44
VCCSM45
VCCSM46
VCCSM47
VCCSM48
VCCSM49
VCCSM50
VCCSM51
VCCSM52
VCCSM53
VCCSM54
VCCSM55
VCCSM56
VCCSM57
VCCSM58
VCCSM59
VCCSM60
AP26
AN26
AM26
AL26
AK26
AJ26
AH26
AG26
AF26
AE26
AP25
AN25
AM25
AL25
AK25
AJ25
AH25
AG25
AF25
AE25
AE24
AE23
AE22
AE21
AE20
AE19
AE18
AE17
AE16
AE15
AE14
AP13
AN13
AM13
AL13
AK13
AJ13
AH13
AG13
AF13
AE13
AP12
AN12
AM12
AL12
AK12
AJ12
AH12
AG12
AF12
AE12
AD11
AC11
AB11
VCC29
VCCSM6
C144
0.1U
H27
VCC28
VCCSM5
AC27
2
VCCP
C117
C110
C127
10U
0.1U
K28
J28
H28
G28
V27
U27
T27
R27
P27
N27
M27
L27
K27
J27
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCCD_LVDS2
VCCA_LVDS
VCCHV0
VCCHV1
VCCHV2
VCCSM0
VCCSM1
VCCSM2
VCCSM3
VCCSM4
B25
A25
A35
B22
B21
A21
AM37
AH37
AP29
AD28
AD27
VCC14
VCCD_LVDS1
10U
L28
B26
C104 10U
T29
R29
N29
M29
K29
J29
V28
U28
T28
R28
P28
N28
M28
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCCA_TVBG
VSSA_TVBG
VCCD_TVDAC
VCCDQ_TVDAC
VCCD_LVDS0
E18
H18
G18
D19
H17
VCC3
VCC4
VCC5
VCCA_TVDACB1
VCCA_TVDACC0
VCCA_TVDACC1
C18
F18
VCC1
VCC2
VCCA_TVDACA1
VCCA_TVDACB0
E17
D18
U37H ALVISO
VCC0
VCCA_TVDACA0
F17
1
D32 R472 R473 C735 C736 C754 C758 C765 C753 C757 C764 C691 C759 C763 C689 R470
R472 *10
R473 *0
ATI X X X 0 0 0 0 0 0 0 0 0 0 0 0 X
INTEL RB751V-40 10 0
0.1U
0.022U
0.1U
0.022U
0.1U
0.022U
0.1U
0.022U
0.1U
0.022U
0.1U
0.022U 0
D32
*RB751V-40
21
+1.5V
+3V
C735 0
VCC_DDRDLL
VCC3G_PCIE
C742
0.1U
L39 BLM11A121S
C751
0.1U
VCCA_3GPLL
R374 0.5/F
C660 10U
VCCA_3GPLL
5
+2.5V
C659
0.1U
B B
A A
V1.8_DDR_CAP6 V1.8_DDR_CAP3 V1.8_DDR_CAP4
C662
C673
C686
0.1U
+2.5V
C761
4.7U/10V
+1.5V +1.5V
4
Note: All VCCSM pins shorted internally.
VCC_DDRDLL
VCC3G_PCIE
0.1U
0.1U
+
C264 100U
C688 10U
C229
0.1U
C680 10U
+
VCC3G_PCIE
C890 10U
C262 330uF
L16 BLM11A121S
L44 BLM11A121S
3
C258 10U
1.8VSUS
C259 10U
Note: All VCCSM pins shorted internally.
+1.5V
V1.8_DDR_CAP5
C661
0.1U
V1.8_DDR_CAP1
V1.8_DDR_CAP2
C671
C667
0.1U
0.1U
+2.5V +2.5V +1.5V
C740
C762
0.1U
10U
2
R470 *0
+1.5V
C749
C750
0.01U
0.1U
Size Document Number Rev Custom
Date: Sheet
C776
C737
10U
0.1U
PROJECT : MA1
Quanta Computer Inc.
C736 0 C754 0 C758 0 C765 0 C753 0 C757 0 C764 0
C691 0 C759 0 C763 0 C689 0
Alviso Power(4/5)
841Thursday, November 25, 2004
1
1A
of
5
VinaFix.com
D D
AJ3
AC3
AB3
AA3C3A3
AN2
AL2
AH2
AE2
AD2V2T2P2L2
B27
J26
G26
E26
A26
AN24
VSSALVDS
AL24J2G2D2Y1
VSS244
VSS245
VSS246
VSS247
VSS248
VSS249
VSS250
VSS251
VSS252
VSS253
VSS254
VSS255
VSS256
VSS257
VSS258
VSS259
VSS260
VSS261
VSS262
VSS263
VSS264
VSS265
VSS266
VSS267
VSS268
VSS269
VSS270
VSS271
B36
4
AK7
AG7
AA7V7G7
AJ6
AE6
AC6
AL5W5E5
AN4
AF4Y4U4P4L4H4C4
VSS235
VSS236
VSS237
VSS238
VSS239
VSS240
VSS241
VSS242
VSS243
AA6T6P6L6J6B6AP5
VSS212
VSS213
VSS214
VSS215
VSS216
VSS217
VSS218
VSS219
VSS220
VSS221
VSS222
VSS223
VSS224
VSS225
VSS226
VSS227
VSS228
VSS229
VSS230
VSS231
VSS232
VSS233
VSS234
3
AL14
AJ14
AG14
K14
J14
F14
B14
A14
J12
D12
B12
AN11
AL11
AJ11
AG11
AF11
AA11
Y11
H11
F11
AA10
Y10
L10
D10
AN9
AH9
AE9
AC9
AA9V9T9K9H9A9AL8Y8P8L8E8C8AN7
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
VSS190
VSS191
VSS192
VSS193
VSS194
VSS195
VSS196
VSS197
VSS198
VSS199
VSS200
VSS201
VSS202
VSS203
VSS204
VSS205
VSS206
VSS207
VSS208
VSS209
VSS210
VSS211
2
C21
AK20
V20
G20
F20
E20
D20
A20
AN19
AG19
W19
T19
J19
H19
C19
AL18
U18
B18
A18
AN17
AJ17
AF17
G17
C17
AL16
K16
H16
D16
A16
K15
C15
AN14
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
1
AF23
H23
AL22
AH22
J22
E22
D22
A22
AN21
AF21
F21
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
U37E ALVISO
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS
VSS0
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
AG37
Y37
V37
T37
P37
M37
K37
H37
E37
AN36
AL36
AJ36
AF36
AE36
AD36
AC36
AB36
AA36
C36
AE35
Y35
W35
V35
U35
T35
R35
P35
N35
M35
L35
K35
J35
H35
G35
F35
E35
D35
B35
AN34
AH34
AD34
AC34
AB34
AA34
C34
AL33
AF33
AD33
W33
V33
U33
T33
R33
P33
N33
M33
L33
K33
J33
H33
G33
F33
E33
D33
AN32
AJ32
AD32
AC32
AB32
AA32
Y32
C32
A32
AL31
AG31
AD31
W31
V31
U31
T31
R31
P31
N31
M31
L31
K31
J31
H31
G31
F31
E31
D31
AP30
AE30
AC30
AB30
AA30
Y30
C30
AM29
AJ29
AG29
AD29
AA29
W29
V29
U29
P29
L29
H29
G29
F29
E29
D29
A29
AC28
AB28
AA28
W28
E28
AN27
AL27
AJ27
AG27
AF27
AB27
AA27
W27
G27
E27
AJ24
AG24
J24
F24
D24
B24
C C
VCCP
W13
V13
U13
T13
R13
P13
N13
M13
L13
W12
V12
U12
T12
R12
P12
N12
M12
VSS_NCTF0
L12
VTT_NCTF0
VTT_NCTF1
VTT_NCTF2
VTT_NCTF3
VTT_NCTF4
VTT_NCTF5
VTT_NCTF6
VTT_NCTF7
VTT_NCTF8
VTT_NCTF9
VTT_NCTF10
VTT_NCTF11
VTT_NCTF12
VTT_NCTF13
VTT_NCTF14
VTT_NCTF15
VTT_NCTF16
VTT_NCTF17
U37D ALVISO
AB26
AA26
Y26
AB25
AA25
Y25
AB24
AA24
Y24
AB23
AA23
Y23
AB22
AA22
Y22
AB21
AA21
Y21
R21
AB20
AA20
AB19
AA19
AB18
AA18
AB17
AA17
Y17
R17
AB16
AA16
Y16
W16
V16
U16
T16
R16
P16
N16
M16
L16
AB15
AA15
Y15
W15
V15
U15
T15
R15
P15
N15
M15
L15
AB14
AA14
Y14
W14
V14
U14
T14
R14
P14
N14
M14
L14
AA13
Y13
AA12
Y12
B B
VSS_NCTF13
VSS_NCTF14
VSS_NCTF15
VSS_NCTF16
VSS_NCTF17
VSS_NCTF18
VSS_NCTF19
VSS_NCTF20
VSS_NCTF21
VSS_NCTF22
VSS_NCTF23
VSS_NCTF24
VSS_NCTF25
VSS_NCTF26
VSS_NCTF27
VSS_NCTF28
VSS_NCTF29
VSS_NCTF30
VSS_NCTF31
VSS_NCTF32
VSS_NCTF33
VSS_NCTF34
VSS_NCTF35
VSS_NCTF36
VSS_NCTF37
VSS_NCTF38
VSS_NCTF39
VSS_NCTF40
VSS_NCTF41
VSS_NCTF42
VSS_NCTF43
VSS_NCTF44
VSS_NCTF45
VSS_NCTF46
VSS_NCTF47
VSS_NCTF48
VSS_NCTF49
VSS_NCTF50
VSS_NCTF51
VSS_NCTF52
VSS_NCTF53
VSS_NCTF54
VSS_NCTF55
VSS_NCTF56
VSS_NCTF57
VSS_NCTF58
VSS_NCTF59
VSS_NCTF60
VSS_NCTF61
VSS_NCTF62
VSS_NCTF63
VSS_NCTF64
VSS_NCTF65
VSS_NCTF66
VSS_NCTF67
VSS_NCTF68
VSS_NCTF7
VSS_NCTF8
VSS_NCTF9
VSS_NCTF10
VSS_NCTF11
VSS_NCTF12
VSS_NCTF5
VSS_NCTF6
VSS_NCTF3
VSS_NCTF4
VSS_NCTF1
VSS_NCTF2
NCTF
VCCSM_NCTF0
VCCSM_NCTF1
VCCSM_NCTF2
VCCSM_NCTF3
VCCSM_NCTF4
VCCSM_NCTF5
VCCSM_NCTF6
VCCSM_NCTF7
VCCSM_NCTF8
VCCSM_NCTF9
VCCSM_NCTF10
VCCSM_NCTF11
VCCSM_NCTF12
VCCSM_NCTF13
VCCSM_NCTF14
VCCSM_NCTF15
VCCSM_NCTF16
VCCSM_NCTF17
VCCSM_NCTF18
VCCSM_NCTF19
VCCSM_NCTF20
VCCSM_NCTF21
VCCSM_NCTF22
VCCSM_NCTF23
VCCSM_NCTF24
VCCSM_NCTF25
VCCSM_NCTF26
VCCSM_NCTF27
VCCSM_NCTF28
VCCSM_NCTF29
VCCSM_NCTF30
VCCSM_NCTF31
VCC_NCTF0
VCC_NCTF1
VCC_NCTF2
VCC_NCTF3
VCC_NCTF4
VCC_NCTF5
VCC_NCTF6
VCC_NCTF7
VCC_NCTF8
VCC_NCTF9
VCC_NCTF10
VCC_NCTF11
VCC_NCTF12
VCC_NCTF13
VCC_NCTF14
VCC_NCTF15
VCC_NCTF16
VCC_NCTF17
VCC_NCTF18
VCC_NCTF19
VCC_NCTF20
VCC_NCTF21
VCC_NCTF22
VCC_NCTF23
VCC_NCTF24
VCC_NCTF25
VCC_NCTF26
VCC_NCTF27
VCC_NCTF28
VCC_NCTF29
VCC_NCTF30
VCC_NCTF31
VCC_NCTF32
VCC_NCTF33
VCC_NCTF34
VCC_NCTF35
VCC_NCTF36
VCC_NCTF37
VCC_NCTF38
VCC_NCTF39
VCC_NCTF40
VCC_NCTF41
VCC_NCTF42
VCC_NCTF43
VCC_NCTF44
VCC_NCTF45
VCC_NCTF46
VCC_NCTF47
VCC_NCTF48
VCC_NCTF49
VCC_NCTF50
VCC_NCTF51
VCC_NCTF52
VCC_NCTF53
VCC_NCTF54
VCC_NCTF55
VCC_NCTF56
VCC_NCTF57
VCC_NCTF58
VCC_NCTF59
VCC_NCTF60
VCC_NCTF61
VCC_NCTF62
VCC_NCTF63
VCC_NCTF64
VCC_NCTF65
VCC_NCTF66
VCC_NCTF67
VCC_NCTF68
VCC_NCTF69
VCC_NCTF70
VCC_NCTF71
VCC_NCTF72
VCC_NCTF73
VCC_NCTF74
VCC_NCTF75
VCC_NCTF76
VCC_NCTF77
VCC_NCTF78
AD26
AC26
AD25
AC25
AD24
AC24
AD23
AC23
AD22
AC22
AD21
AC21
AD20
AC20
AD19
AC19
AD18
AC18
AD17
AC17
AD16
AC16
AD15
AC15
AD14
AC14
AD13
AC13
AB13
AD12
AC12
AB12
W26
V26
U26
T26
R26
P26
N26
M26
L26
W25
V25
U25
T25
R25
P25
N25
M25
L25
W24
V24
U24
T24
R24
P24
N24
M24
L24
W23
V23
U23
T23
R23
P23
N23
M23
L23
W22
V22
U22
T22
R22
P22
N22
M22
L22
W21
V21
U21
T21
P21
N21
M21
L21
Y20
R20
P20
N20
M20
L20
Y19
R19
P19
N19
M19
L19
Y18
R18
P18
N18
M18
L18
W17
V17
U17
T17
P17
N17
M17
L17
A A
5
4
3
2
1.8VSUSVCCP
Size Document Number Rev Custom
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
VSS/NCTF(5/5)
1
of
941Thursday, November 25, 2004
1A
A
VinaFix.com
A_DM[0..7] (7) A_MD[0..63] (7) A_DQS[0..7] (7) A_DQS#[0..7] (7) A_MA[0..13] (7)
4 4
CKE0(5) CKE2(5) CKE3 (5)
3 3
A_BS2#(7)
A_BS0#(7)
A_BMWEA#(7)
A_SCASA#(7)
SM_CS1#(5)
2 2
+3V
1 1
1.8VSUS 1.8VSUS 1.8VSUS
SMDDR_VREF
A_MD0 A_MD1
A_DQS#0 A_DQS0
A_MD2 A_MD3
A_MD8 A_MD9
A_DQS#1 A_DQS1
A_MD10 B_MD14 A_MD11
A_MD16 A_MD17
A_DQS#2 A_DQS2
A_MD18 A_MD19
A_MD24 A_MD25
A_DM3
A_MD26 A_MD27
CKE0
A_BS2# A_MA12
A_MA9 A_MA8
A_MA5 A_MA3 A_MA1
A_MA10 A_BS0# A_BMWEA#
A_SCASA# SM_CS1#
M_ODT1 A_MD32
A_MD33 A_DQS#4
A_DQS4 A_MD34
A_MD35 A_MD40
A_MD41 A_DM5 A_MD42 A_MD46
A_MD43 A_MD48
A_MD49
A_DQS#6 A_DQS6
A_MD50
A_MD56 A_MD57
A_DM7 A_MD58
A_MD59 PDAT_SMB
PCLK_SMB
A
JDIM1
1
VREF
3
VSS47
5
DQ0
7
DQ1
9
VSS37
11
DQS#0
13
DQS0
15
VSS48
17
DQ2
19
DQ3
21
VSS38
23
DQ8
25
DQ9
27
VSS49
29
DQS#1
31
DQS1
33
VSS39
35
DQ10
37
DQ11
39
VSS50
41
VSS18
43
DQ16
45
DQ17
47
VSS1
49
DQS#2
51
DQS2
53
VSS19
55
DQ18
57
DQ19
59
VSS22
61
DQ24
63
DQ25
65
VSS23
67
DM3
69
NC4
71
VSS9
73
DQ26
75
DQ27
77
VSS4
79
CKE0
81
VDD7
83
NC1
85
A16_BA2
87
VDD9
89
A12
91
A9
93
A8
95
VDD5
97
A5
99
A3
101
A1
103
VDD10
105
A10/AP
107
BA0
109
WE#
111
VDD2
113
CAS#
115
S1#
117
VDD3
119
ODT1
121
VSS11
123
DQ32
125
DQ33
127
VSS26
129
DQS#4
131
DQS4
133
VSS2
135
DQ34
137
DQ35
139
VSS27
141
DQ40
143
DQ41
145
VSS29
147
DM5
149
VSS51
151
DQ42
153
DQ43
155
VSS40
157
DQ48
159
DQ49
161
VSS52
163
NCTEST
165
VSS30
167
DQS#6
169
DQS6
171
VSS31
173
DQ50
175
DQ51
177
VSS33
179
DQ56
181
DQ57
183
VSS3
185
DM7
187
VSS34
189
DQ58
191
DQ59
193
VSS14
195
SDA
197
SCL
199
VDD(SPD)
PC4800 DDR2
CLOCK 0,1 CLOCK 3,4
( Channel A ) ( Channel B )
SMbus address A0 SMbus address A1
2
VSS46
4
DQ4
6
DQ5
8
VSS15
10
DM0
12
VSS5
14
DQ6
16
DQ7
18
VSS16
20
DQ12
22
DQ13
24
VSS17
26
DM1
28
VSS53
30
CK0
32
CK0#
34
VSS41
36
DQ14
38
DQ15
40
VSS54
42
VSS20
44
DQ20
46
DQ21
48
VSS6
50
NC3
52
DM2
54
VSS21
56
DQ22
58
DQ23
60
VSS24
62
DQ28
64
DQ29
66
VSS25
68
DQS#3
70
DQS3
72
VSS10
74
DQ30
76
DQ31
78
VSS8
80
CKE1
82
VDD8
84
A15
86
A14
88
VDD11
90
A11
92
A7
94
A6
96
VDD4
98
A4
100
A2
102
A0
104
VDD12
106
BA1
108
RAS#
110
S0#
112
VDD1
114
ODT0
116
A13
118
PC4800 DDR2
SDRAM SO-DIMM
(200P)
VDD6
120
NC2
122
VSS12
124
DQ36
126
DQ37
128
VSS28
130
DM4
132
VSS42
134
DQ38
136
DQ39
138
VSS55
140
DQ44
142
DQ45
144
VSS43
146
DQS#5
148
DQS5
150
VSS56
152
DQ46
154
DQ47
156
VSS44
158
DQ52
160
DQ53
162
VSS57
164
CK1
166
CK1#
168
VSS45
170
DM6
172
VSS32
174
DQ54
176
DQ55
178
VSS35
180
DQ60
182
DQ61
184
VSS7
186
DQS#7
188
DQS7
190
VSS36
192
DQ62
194
DQ63
196
VSS13
198
SA0
200
SA1
A_MD4 A_MD5
A_DM0 A_MD6
A_MD7 A_MD12
A_MD13 A_DM1 CLK_SDRAM0
CLK_SDRAM0# A_MD14
A_MD15
A_MD20 A_MD21
A_DM2 A_MD22
A_MD23 A_MD28
A_MD29 A_DQS#3
A_DQS3 A_MD30
A_MD31 CKE1
A_MA11 A_MA7 A_MA6
A_MA4 A_MA2 A_MA0
A_BS1# A_SRASA# SM_CS0#
M_ODT0 A_MA13
A_MD36 A_MD37
A_DM4 A_MD38
A_MD39 A_MD44
A_MD45 A_DQS#5
A_DQS5
A_MD47 A_MD52
A_MD53 CLK_SDRAM1
CLK_SDRAM1# A_DM6 A_MD54
A_MD55A_MD51 A_MD60
A_MD61 A_DQS#7
A_DQS7 A_MD62
A_MD63
R162 10K
R163 10K
B
CLK_SDRAM0 (5) CLK_SDRAM0# (5)
CKE1 (5)
A_BS1# (7) A_SRASA# (7) SM_CS0# (5)
M_ODT0 (5)
CLK_SDRAM1 (5) CLK_SDRAM1# (5)
B
C
B_DM[0..7] (7) B_MD[0..63] (7) B_DQS[0..7] (7) B_DQS#[0..7] (7) B_MA[0..13] (7)
SMDDR_VREF(5,34)
B_BS2#(7)
B_BS0#(7)
B_BMWEA#(7)
B_SCASA#(7)
SM_CS3#(5) M_ODT3(5)M_ODT1(5)
PDAT_SMB(2,19,29,33) PCLK_SMB(2,19,29,33)
SMDDR_VREF
B_MD0 B_MD1
B_DQS#0 B_DQS0
B_MD2 B_MD3
B_MD8 B_MD9
B_DQS#1 B_DQS1
B_MD10 B_MD11
B_MD16 B_MD17
B_DQS#2 B_DQS2
B_MD18 B_MD19
B_MD24 B_MD25
B_DM3
B_MD26 B_MD27
CKE2
B_BS2# B_MA12
B_MA9 B_MA8
B_MA5 B_MA3 B_MA1
B_MA10 B_BS0# B_BMWEA#
B_SCASA# SM_CS3#
M_ODT3 B_MD32
B_MD33 B_DQS#4
B_DQS4 B_MD34
B_MD35 B_MD40
B_MD41 B_DM5 B_MD42 B_MD46
B_MD43 B_MD48
B_MD49
B_DQS#6 B_DQS6
B_MD50
B_MD56 B_MD57
B_DM7 B_MD58
B_MD59 PDAT_SMB
PCLK_SMB
+3V
1 3 5 7
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99
101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
JDIM2
VREF VSS47 DQ0 DQ1 VSS37 DQS#0 DQS0 VSS48 DQ2 DQ3 VSS38 DQ8 DQ9 VSS49 DQS#1 DQS1 VSS39 DQ10 DQ11 VSS50
VSS18 DQ16 DQ17 VSS1 DQS#2 DQS2 VSS19 DQ18 DQ19 VSS22 DQ24 DQ25 VSS23 DM3 NC4 VSS9 DQ26 DQ27 VSS4 CKE0 VDD7 NC1 A16_BA2 VDD9 A12 A9 A8 VDD5 A5 A3 A1 VDD10 A10/AP BA0 WE# VDD2 CAS# S1# VDD3 ODT1 VSS11 DQ32 DQ33 VSS26 DQS#4 DQS4 VSS2 DQ34 DQ35 VSS27 DQ40 DQ41 VSS29 DM5 VSS51 DQ42 DQ43 VSS40 DQ48 DQ49 VSS52 NCTEST VSS30 DQS#6 DQS6 VSS31 DQ50 DQ51 VSS33 DQ56 DQ57 VSS3 DM7 VSS34 DQ58 DQ59 VSS14 SDA SCL VDD(SPD)
PC4800 DDR2
PC4800 DDR2
CKE 2,3CKE 0,1
High=5.2mmHigh=9.2mm
+3V(2,3,8,11,12,13,16,18,19,20,22,24,25,26,27,28,29,35,36,37,38,41)
1.8VSUS(5,8,9,34) SMDDR_VTERM(34,41) SMDDR_VREF(5,34)
C
VSS46
VSS15
VSS5
VSS16
DQ12 DQ13
VSS17 VSS53
CK0#
VSS41
DQ14 DQ15
VSS54 VSS20
DQ20 DQ21 VSS6
VSS21
DQ22 DQ23
VSS24
DQ28 DQ29
VSS25
DQS#3
DQS3
VSS10
DQ30 DQ31 VSS8 CKE1 VDD8
VDD11
VDD4
VDD12
RAS# VDD1
ODT0
SDRAM SO-DIMM
VDD6
VSS12
DQ36 DQ37
VSS28 VSS42
DQ38 DQ39
VSS55
DQ44 DQ45
VSS43
DQS#5
DQS5
VSS56
DQ46 DQ47
VSS44
DQ52 DQ53
VSS57
CK1#
VSS45 VSS32
DQ54 DQ55
VSS35
DQ60 DQ61 VSS7
DQS#7
DQS7
VSS36
DQ62 DQ63
VSS13
DQ4 DQ5
DM0 DQ6
DQ7
DM1 CK0
NC3 DM2
NC2
DM4
CK1
DM6
A15 A14
A11
A7 A6
A4 A2
A0 BA1 S0#
A13
SA0 SA1
1.8VSUS
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40
42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118
(200P)
120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200
+3V
SMDDR_VTERM
C855 1000P
B_MD4 B_MD5
B_DM0 B_MD6
B_MD7 B_MD12
B_MD13 B_DM1 CLK_SDRAM3
CLK_SDRAM3#
B_MD15
B_MD20 B_MD21
B_DM2 B_MD22
B_MD23 B_MD28
B_MD29 B_DQS#3
B_DQS3 B_MD30
B_MD31 CKE3
B_MA11 B_MA7 B_MA6
B_MA4 B_MA2 B_MA0
B_BS1# B_SRASA# SM_CS2#
M_ODT2 B_MA13
B_MD36 B_MD37
B_DM4 B_MD38
B_MD39 B_MD44
B_MD45 B_DQS#5
B_DQS5
B_MD47 B_MD52
B_MD53 CLK_SDRAM4
CLK_SDRAM4# B_DM6 B_MD54
B_MD55B_MD51 B_MD60
B_MD61 B_DQS#7
B_DQS7 B_MD62
B_MD63
R139 10K
C857
C856
1000P
1000P
R140 10K
C858 1000P
CLK_SDRAM3 (5) CLK_SDRAM3# (5)
B_BS1# (7) B_SRASA# (7) SM_CS2# (5)
CLK_SDRAM4 (5) CLK_SDRAM4# (5)
SMDDR_VTERM
SMDDR_VTERM
M_ODT2 (5)
C371
0.1U
C333
0.1U
D
1.8VSUS 1.8VSUS
C289
C288
0.1U
1.8VSUS
C376
0.1U
+3V +3V
C625
2.2U
SMDDR_VREF
C347
2.2U
SMDDR_VTERM
C379
C373
0.1U
0.1U
C300
C310
0.1U
0.1U
0.1U
C360
0.1U
C624
0.1U
C353
0.1U
C290
0.1U
C377
0.1U
C614
2.2U
SMDDR_VREF
C298
2.2U
C845
C846
0.1U
0.1U
C315
C312
0.1U
0.1U
C301
C351
0.1U
0.1U
C342
0.1U
C378
0.1U
C610
0.1U
C299
0.1U
C847
0.1U
C364
0.1U
C365
0.1U
1.8VSUS
C848
0.1U
C350
0.1U
C366
0.1U
Place these Caps near So-Dimm1.Place these Caps near So-Dimm1.
C287
C291
2.2U
2.2U
Place these Caps near So-Dimm2.Place these Caps near So-Dimm2.
C381
C357
2.2U
2.2U
SM_CS0#
RP32 56X2
A_BS1# A_MA8
RP28 56X2
A_MA5 A_MA1
RP27 56X2
A_MA3 A_MA11
RP36 56X2
CKE1 A_BS0#
RP26 56X2
A_MA10 A_MA6
RP35 56X2
A_MA7 A_MA4
RP34 56X2
A_MA2 A_SRASA#
RP33 56X2
A_MA0 A_MA12
RP29 56X2
A_MA9 A_SCASA#
RP25 56X2
A_BMWEA# B_BS1#
RP14 56X2
B_MA2 B_MA1
RP4 56X2
B_MA3 B_MA5
RP5 56X2
B_MA8 B_MA0
RP15 56X2
B_MA4 B_MA9
RP6 56X2
B_MA12 B_MA7
RP16 56X2
B_MA6 B_BS2#
RP7 56X2
CKE2 B_MA13
RP13 56X2
B_SRASA# B_SCASA#
RP2 56X2
B_BMWEA# B_BS0#
RP3 56X2
B_MA10 M_ODT0
RP31 56X2
A_MA13 M_ODT2
RP12 56X2
SM_CS2# M_ODT3
RP1 56X2
SM_CS3# M_ODT1
RP24 56X2
SM_CS1# B_MA11
RP17 56X2
CKE3 A_BS2#
RP30 56X2
CKE0
C850
C849
0.1U
0.1U
C313
C311
0.1U
0.1U
C335
C332
0.1U
0.1U
E
C292
2.2U
C383
2.2U
1 3 1 3 1 3
1 3 1 3 1 3 1 3
1 3 1 3 1 3
1 3 1 3 1 3
1 3 1 3 1 3 1 3
1 3 1 3 1 3
1 3 1 3 1 3 1 3 1 3 1 3
C851
0.1U
C352
0.1U
C362
0.1U
C852
0.1U
C372
0.1U
C363
0.1U
C344
2.2U
C382
2.2U
C343
2.2U
C359
2.2U
2 4 2 4 2 4
2 4 2 4 2 4 2 4
2 4 2 4 2 4
2 4 2 4 2 4
2 4 2 4 2 4 2 4
2 4 2 4 2 4
2 4 2 4 2 4 2 4 2 4 2 4
C853
0.1U
C314
0.1U
C349
0.1U
SMDDR_VTERM
SMDDR_VTERM
SMDDR_VTERM
SMDDR_VTERM
SMDDR_VTERM
SMDDR_VTERM
SMDDR_VTERM
C854
0.1U
C367
0.1U
C334
0.1U
Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM
C859 1000P
C860 1000P
C861
C862 1000P
C863 1000P
1000P
D
C864 1000P
Size Document Number Rev Custom
Date: Sheet of
PROJECT : MA1
Quanta Computer Inc.
DDR II SODIMM
10 41Thursday, November 25, 2004
E
C341
2.2U
C358
2.2U
1A
5
VinaFix.com
AH30 AG30 AG29
AF29 AE29 AE30 AD30 AD29 AC29 AB29 AB30 AA30 AA29
Y29 W29 W30
V30
V29
U29
T29
T30
R30
R29
P29
N29
N30
M30
M29
K29
K30
AF26 AE26 AC25 AB25 AC27 AB27 AC26 AB26
Y25
W25
Y27
W27
Y26
W26
U25 T25 U27 T27 U26 T26 P25 N25 P27 N27 P26 N26
K25 K27 K26
AF27 AE27
AC23 AB24 AB23
AE25 AD25
AD24 AH21 AK21
AJ22 AK22
AJ24 AK24
AG22 AG23
AJ23 AH24
AH28
AJ29
AH27
AF25 AH25
L29
J30
L25 L27 L26
E8 B6
U36A
PCIE_RX0P PCIE_RX0N PCIE_RX1P PCIE_RX1N PCIE_RX2P PCIE_RX2N PCIE_RX3P PCIE_RX3N PCIE_RX4P PCIE_RX4N PCIE_RX5P PCIE_RX5N PCIE_RX6P PCIE_RX6N PCIE_RX7P PCIE_RX7N PCIE_RX8P PCIE_RX8N PCIE_RX9P PCIE_RX9N PCIE_RX10P PCIE_RX10N PCIE_RX11P PCIE_RX11N PCIE_RX12P PCIE_RX12N PCIE_RX13P PCIE_RX13N PCIE_RX14P PCIE_RX14N PCIE_RX15P PCIE_RX15N
PCIE_TX0P PCIE_TX0N PCIE_TX1P PCIE_TX1N PCIE_TX2P PCIE_TX2N PCIE_TX3P PCIE_TX3N PCIE_TX4P PCIE_TX4N PCIE_TX5P PCIE_TX5N PCIE_TX6P PCIE_TX6N PCIE_TX7P PCIE_TX7N PCIE_TX8P PCIE_TX8N PCIE_TX9P PCIE_TX9N PCIE_TX10P PCIE_TX10N PCIE_TX11P PCIE_TX11N PCIE_TX12P PCIE_TX12N PCIE_TX13P PCIE_TX13N PCIE_TX14P PCIE_TX14N PCIE_TX15P PCIE_TX15N
PCIE_REFCLKP PCIE_REFCLKN
PCIE_CALRP PCIE_CALRN PCIE_CALI
PCIE_TESTIN PERSTb
PERSTb_MASK R2SET Y_G
C_R_PR COMP_B_PB
H2SYNC V2SYNC
DDC3CLK DDC3DATA
SSIN SSOUT
XTALIN XTALOUT
TESTEN TEST_YCLK TEST_MCLK PLLTEST
STEREOSYNC
M24
R47 150/F R45 100/F R46 10K/F R48 10K R431 *10K R49 1K
R432 *10K R73 715/F
R75 10K
R411 *33 R419 *33
R410 1K R96 0 R107 0
R67 10K R62 *10K
PEG_TXP_C0 PEG_TXN_C0 PEG_TXP_C1 PEG_TXN_C1 PEG_TXP_C2 PEG_TXN_C2 PEG_TXP_C3 PEG_TXN_C3 PEG_TXP_C4 PEG_TXN_C4 PEG_TXP_C5 PEG_TXN_C5 PEG_TXP_C6 PEG_TXN_C6 PEG_TXP_C7 PEG_TXN_C7 PEG_TXP_C8 PEG_TXN_C8 PEG_TXP_C9 PEG_TXN_C9 PEG_TXP_C10 PEG_TXN_C10 PEG_TXP_C11 PEG_TXN_C11 PEG_TXP_C12 PEG_TXN_C12 PEG_TXP_C13 PEG_TXN_C13 PEG_TXP_C14 PEG_TXN_C14 PEG_TXP_C15 PEG_TXN_C15
V_PEG_RXP0 V_PEG_RXN0 V_PEG_RXP1 V_PEG_RXN1 V_PEG_RXP2 V_PEG_RXN2 V_PEG_RXP3 V_PEG_RXN3 V_PEG_RXP4 V_PEG_RXN4 V_PEG_RXP5 V_PEG_RXN5 V_PEG_RXP6 V_PEG_RXN6 V_PEG_RXP7 V_PEG_RXN7 V_PEG_RXP8 V_PEG_RXN8 V_PEG_RXP9 V_PEG_RXN9 V_PEG_RXP10 V_PEG_RXN10 V_PEG_RXP11 V_PEG_RXN11 V_PEG_RXP12 V_PEG_RXN12 V_PEG_RXP13 V_PEG_RXN13 V_PEG_RXP14 V_PEG_RXN14 V_PEG_RXP15 V_PEG_RXN15
SRC_PEG SRC_PEG#
VPCIE_CR+ VPCIE_CR­VPCIE_CAL
VPCIE_TIN
-VPCIE_RSTM
-VGARST
V_R2SET V_TV_Y/G
V_TV_C/R V_TV_COMP
TP5 TP60
VTHM_CLK VTHM_DAT
TP66
V_PLLTEST
TP15
27M_IN 27M_O
Z_V0101 Z_V0102 Z_V0103
Z_V0104
PEG_TXP_C[0..15](6) PEG_TXN_C[0..15](6)
PEG_RXP[0..15](6)
D D
C C
B B
A A
PEG_RXN[0..15](6)
PEG_RXP0 PEG_RXN0 PEG_RXP1 PEG_RXN1 PEG_RXP2 PEG_RXN2 PEG_RXP3 PEG_RXN3 PEG_RXP4 PEG_RXN4 PEG_RXP5 PEG_RXN5 PEG_RXP6 PEG_RXN6 PEG_RXP7 PEG_RXN7 PEG_RXP8 PEG_RXN8 PEG_RXP9 PEG_RXN9 PEG_RXP10 PEG_RXN10 PEG_RXP11 PEG_RXN11 PEG_RXP12 PEG_RXN12 PEG_RXP13 PEG_RXN13 PEG_RXP14 PEG_RXN14 PEG_RXP15 PEG_RXN15
VGA1.2V
+3V
+3V
C732 18P
Y5
TXC=27MHz
C733 18P
C120 .1U C124 .1U C89 .1U C93 .1U C137 .1U C148 .1U C106 .1U C109 .1U C160 .1U C167 .1U C114 .1U C119 .1U C179 .1U C187 .1U C125 .1U C132 .1U C195 .1U C206 .1U C149 .1U C161 .1U C214 .1U C222 .1U C169 .1U C177 .1U C230 .1U C235 .1U C188 .1U C192 .1U C240 .1U C244 .1U C202 .1U C211 .1U
SRC_PEG(2) SRC_PEG#(2)
XT_IN
R414 *1M
XT_OUT
+3V
5
DAC2
SS PCI EXPRESSCLK
4
GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8
GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14
GPIO_PWRCNTL
GPIO_MEMSSIN
DVOMODE
DVPDATA_0 DVPDATA_1 DVPDATA_2 DVPDATA_3 DVPDATA_4 DVPDATA_5 DVPDATA_6 DVPDATA_7 DVPDATA_8
DVPDATA_9 DVPDATA_10 DVPDATA_11 DVPDATA_12 DVPDATA_13 DVPDATA_14 DPVDATA_15 DVPDATA_16 DVPDATA_17 DVPDATA_18 DVPDATA_19 DVPDATA_20 DVPDATA_21 DVPDATA_22 DVPDATA_23
DVPCNTL_0
DVPCNTL_1
DVPCNTL_2
DVPCNTL_3
VREFG
TXOUT_L0N
TXOUT_L0P
TXOUT_L1N
TXOUT_L1P
TXOUT_L2N
TXOUT_L2P
TXOUT_L3N
TXOUT_L3P
TXCLK_LN
TXCLK_LP TXOUT_U0N TXOUT_U0P TXOUT_U1N TXOUT_U1P
LVDS DVO / EXT TMDS / GPIOTHERM TMDSDAC1
TXOUT_U2N TXOUT_U2P TXOUT_U3N TXOUT_U3P
TXCLK_UN TXCLK_UP
DIGON
DDC2CLK
DDC2DATA
HSYNC
VSYNC
DDC1DATA
DDC1CLK
GPIO_AUXWIN
DPLUS
DMINUS
4
BLON TX0M
TX0P
TX1M
TX1P
TX2M
TX2P TXCM TXCP
HPD1
RSET
R G B
AJ5 AH5 AJ4 AK4 AH4 AF4 AJ3 AK3 AH3 AJ2 AH2 AH1 AG3 AG1 AG2 AF3 AF2
AE10 AH6
AJ6 AK6 AH7 AK7 AJ7 AH8 AJ8 AH9 AJ9 AK9 AH10 AE6 AG6 AF6 AE7 AF7 AE8 AG8 AF8 AE9 AF9 AG10 AF10
AJ10 AK10 AJ11 AH11
AG4
AH15 AH16 AJ16 AJ17 AJ18 AK18 AJ20 AJ21 AK19 AJ19 AG16 AG17 AF16 AF17 AE18 AE19 AF19 AF20 AG19 AG20
AE12 AG12
AK13 AJ13 AJ14 AJ15 AK15 AK16 AJ12 AK12
AE13 AE14
AF12 AK27
AJ27 AJ26
AJ25 AK25
AH26 AG25
AF24 AG24
AF11 AE11
DVOMODE
DVPDATA_16 DVPDATA_17 SDA
R59 0
SCL
R58 0
DVPDATA_20 DVPDATA_21 DVPDATA_22 DVPDATA_23
DVPCNTL0 DVPCNTL1 DVPCNTL2 DVPCNTL3
VREFG
V_TXLOUT0­V_TXLOUT0+ V_TXLOUT1­V_TXLOUT1+ V_TXLOUT2­V_TXLOUT2+
V_TXLCLKOUT­V_TXLCLKOUT+ V_TXUOUT0­V_TXUOUT0+ V_TXUOUT1­V_TXUOUT1+ V_TXUOUT2­V_TXUOUT2+
V_TXUCLKOUT­V_TXUCLKOUT+
DISP_ON BLON
DVI_CLK DVI_DAT
V_CRT_R_COM V_CRT_G_COM V_CRT_B_COM
V_HSYNC_COM V_VSYNC_COM
V_RST V_DDCDATA
V_DDCCLK
-VGA_ALERT
VGATHRM+ VGATHRM-
GPIO_0 (13) GPIO_1 (13) GPIO_2 (13) GPIO_3 (13) GPIO_4 (13) GPIO_5 (13) GPIO_6 (13)
TP59
GPIO_8 (13) GPIO_9 (13)
TP8
GPIO_11 (13) GPIO_12 (13) GPIO_13 (13)
TP13
V_PWRCNTL (36)
C714 10P
R84 0
TP70 TP76 TP4 TP79 TP81 TP74 TP78 TP72 TP7 TP62 TP71 TP67 TP18 TP14 TP6 TP21
DVPDATA_21 (13) DVPDATA_22 (13) DVPDATA_23 (13)
R429 10K R428 10K R427 10K R426 10K R92 1K R91 1K C154 .1U
DISP_ON (6,16) BLON (6,16)
R425 *10K
V_PWRCNTL
H=Lower core voltage(1.0V)
L=Higher core voltage(1.2V)
V_MEMSSIN
TP65 TP73
TP80 TP9
TP69 TP77 TP63 TP75 TP82 TP64 TP61 TP68
TP2 TP10
TP3
3
DVPDATA_16 (13) DVPDATA_17 (13) DDC_DATA (6,16)
DDC_CLK (6,16)
+3V
+3V
3
SRS= 1 DOWN -2.5%
0 DOWN -1.8% M DOWN -0.6%
R22 33
+3V
R20 0 R19 0
CLK2_GND CLK2_GND
THDAT_SMB(3,25) THCLK_SMB(3,25)
VTHM_CLK VTHM_DAT
+3V
R421 10K
+3V
R436 0
-VGA_ALERT
1726_CKOV_MEMSSIN
R24 *10K
Add R423
R422 0 R423 0
R438 *0 R437 *0 R40 20K
1 3
LVDS
V_TXLOUT0­V_TXLOUT0+
V_TXLOUT1­V_TXLOUT1+
V_TXLOUT2­V_TXLOUT2+
V_TXLCLKOUT­V_TXLCLKOUT+
V_TXUOUT0­V_TXUOUT0+
V_TXUOUT1­V_TXUOUT1+
V_TXUOUT2­V_TXUOUT2+
V_TXUCLKOUT­V_TXUCLKOUT+
RP75 0X2
1 3
RP74 0X2
1 3
RP73 0X2
1 3
RP72 0X2
1 3
RP76 0X2
1 3
RP71 0X2
1 3
RP70 0X2
1 3
RP69 0X2
1 3
2 4
2 4
2 4
2 4
2 4
2 4
2 4
2 4
CRT
V_CRT_R_COM V_CRT_G_COM V_CRT_B_COM
V_HSYNC_COM V_VSYNC_COM
V_DDCDATA V_DDCCLK
R441 0
R442 0
R443 0
R31 0
R30 0
R445 0R415 499/F
R444 0
TV_OUT
V_TV_Y/G V_TV_C/R V_TV_COMP
R448 0
R446 0
R447 0
2
XT_IN
781-1_SMCLK 781-1_SMDAT
2
Q44 DTC144EUA
TXLOUT0- (6,16) TXLOUT0+ (6,16)
TXLOUT1- (6,16) TXLOUT1+ (6,16)
TXLOUT2- (6,16) TXLOUT2+ (6,16)
TXLCLKOUT- (6,16) TXLCLKOUT+ (6,16)
TXUOUT0- (6,16) TXUOUT0+ (6,16)
TXUOUT1- (6,16) TXUOUT1+ (6,16)
TXUOUT2- (6,16) TXUOUT2+ (6,16)
TXUCLKOUT- (6,16) TXUCLKOUT+ (6,16)
CRT_R_COM (6,17) CRT_G_COM (6,17) CRT_B_COM (6,17)
HSYNC_COM (6,17) VSYNC_COM (6,17)
DDCDATA (6,17) DDCCLK (6,17)
TV_Y/G (6,17,33) TV_C/R (6,17,33)
TV_COMP (6,17,33)
2
MEMORY CLOCK SPREAD SPECTRUM
U42
1
XIN
2
VSS
3
SRS
4 5
SSCLK REF
1726_S0
CY25819
MK1726-8
R28 *10K
XOUT
VDD
8 7 6
PD
CLK2_GND
Thermal Sensor
U2
8
SMCLK
7
-GMT871_VGA
6
SMDATA
-ALT
MAX6647
ADDRESS: 9AH
Changed to 150/F
Changed to 150/F
TV_OUT
27MOUT
PLACE CLOSE TO ASIC
PLTRST#(5,18,19,27,29)
Size Document Number Rev
Custom
Date: Sheet
1
XT_OUT
MK1726_VDD MK_27M
MK_PD
R25 *10K
VCC
DXP
DXN
-OVTGND
R465 33
MK1726_VDD
1 2 3 45
DDC_CLK DDC_DATA
DDCDATA DDCCLK VTHM_CLK VTHM_DAT DVPDATA_20
-VGATHRM
CLK2_GND
C743 .1U
781-1_3V
C729 .1U
C726 2200P
R416 4.7K R417 4.7K
R33 4.7K R32 4.7K R42 6.8K/F R41 6.8K/F R398 10K
27MOUT
C75 10P
L2 0
C81 22U/16V
R413 100/F
VGATHRM+
VGATHRM-
R412 10K
PLACE CLOSE TO AS I C
VGA27M
+3V
5
2 1
R68 *0
R460 150/F R461 150/F R462 150/F R37 10K
C78 *10P C79 *10P C80 *10P
R36 150/F R34 150/F R35 150/F
R63 *0
R57 0
R72
71.5/F
U3 7SZ32
4
CRT_R_COM CRT_G_COM CRT_B_COM BLON
CRT_R_COM CRT_G_COM CRT_B_COM
TV_Y/G TV_C/R TV_COMP
R66 121/F
PROJECT : MA1
Quanta Computer Inc.
VGA HOST(ATI M24)
11 41Thursday, November 25, 2004
1
+3V
+3V
+3V
+3V
27M_IN 27M_O
-VGARST
1A
of
5
VinaFix.com
4
3
2
1
VDD_MEM
C196
C261
1000P
10U
D D
VDD_MEM
C243
C265
.1U
10U
VDD_MEM
C175
C251
.1U
.1U
C95 10U
L4 0
L46 0
VDD_MEM(13,14,15,34,41)
+1.8V
+1.8V
5
L10 0 L9 *0
C94 *10U
VDD_MEM
+1.8V
+1.8V +1.8V
L47 0
L15 0
C97 10U
C730 10U
+2.5V
C C
B B
A A
LVDR_2.8V
+1.8V
+1.8V
C241 1000P
C239 .1U
C165 .1U
LVDR25
C135 .1U
LVDDR18
C99 .1U
LPVDD
C112 .1U
L40 0
C224 .1U C247 .1U
L5 0 C96 .1U
C118 .1U L8 0
L6 0
C242 1000P
C191 .1U
C184 .1U
C100 .1U
C111 .1U
C731 10U
C260 10U
C237 1000P
C252 .1U
C246 .1U
C129 .1U
TXVDDR18
VDDRH
A2VDD25
V_A2VDDQ
V_AVDD
VDD1
PVDD
C728 .1U
MPVDD
C263 .1U
K23 K24
H10 H13 H15 H17
AA1 AA4 AA7 AA8
A15 A21 A28
B30 D26 D23 D20 D17 D14 D11
E27
G10 G13 G15 G19 G22 G27 H22 H19 AD4 L23
AE16 AE17 AF15 AE15
AH19 AH13
AF13 AF14
F18
AF21 AE20
AF23 AH23
AE23 AE22
AK28
T7 R4 R1 N8 N7
M4
L8
N4 J8 J7 J4 J1
T8 V4 V7 V8
A3 A9
B1
D8 D5
F4
G7
N6
A7
U36D
VDDR1_T7 VDDR1_R4 VDDR1_R1 VDDR1_N8 VDDR1_N7 VDDR1_M4 VDDR1_L8 VDDR1_K23 VDDR1_K24 VDDR1_N4 VDDR1_J8 VDDR1_J7 VDDR1_J4 VDDR1_J1 VDDR1_H10 VDDR1_H13 VDDR1_H15 VDDR1_H17 VDDR1_T8 VDDR1_V4 VDDR1_V7 VDDR1_V8 VDDR1_AA1 VDDR1_AA4 VDDR1_AA7 VDDR1_AA8 VDDR1_A3 VDDR1_A9 VDDR1_A15 VDDR1_A21 VDDR1_A28 VDDR1_B1 VDDR1_B30 VDDR1_D26 VDDR1_D23 VDDR1_D20 VDDR1_D17 VDDR1_D14 VDDR1_D11 VDDR1_D8 VDDR1_D5 VDDR1_E27 VDDR1_F4 VDDR1_G7 VDDR1_G10 VDDR1_G13 VDDR1_G15 VDDR1_G19 VDDR1_G22 VDDR1_G27 VDDR1_H22 VDDR1_H19 VDDR1_AD4 VDDR1_L23
LVDDR_25_AE16 LVDDR_25_AE17 LVDDR_18_AF15 LVDDR_18_AE15
LPVDD TPVDD
TXVDDR_AF13 TXVDDR_AF14
VDDRH0 VDDRH1
A2VDD_AF21 A2VDD_AE20
A2VDDQ AVDD
VDD1DI VDD2DI
PVDD MPVDD
M24
VDD1
PCIE_VDDR_12_AG26
PCIE_VDDR_12_AK29
PCIE_VDDR_12_AJ30 PCIE_VDDR_12_AG28 PCIE_VDDR_12_AG27
PCIE_PVDD_12_N24 PCIE_PVDD_12_N23 PCIE_PVDD_12_P23
PCIE_PVDD_18_U23
PCIE_PVDD_18_T23
PCIE_PVDD_18_V23
PCIE_PVDD_18_W23
I/O POWER
C98 10U
4
VDDC_AC13 VDDC_AD13 VDDC_AD15 VDDC_AC15 VDDC_AC17
VDD15_P8
VDD15_Y8 VDD15_AC11 VDD15_AC20
VDD15_H20 VDD15_H11 VDD15_M23 VDD15_Y23
VDDR3_AD7 VDDR3_AD19 VDDR3_AD21 VDDR3_AC22
VDDR3_AC8 VDDR3_AC21 VDDR3_AC19
VDDR4_AG7
VDDR4_AD9
VDDR4_AC9 VDDR4_AC10 VDDR4_AD10
LVSSR_AF18 LVSSR_AH17 LVSSR_AG15 LVSSR_AG18
TXVSSR_AH14 TXVSSR_AG13 TXVSSR_AG14
A2VSSN_AH20 A2VSSN_AG21
C150 .1U
NC_D9 NC_D13 NC_D19 NC_D25
NC_E4
NC_T4
NC_AB4
AVSSQ
LPVSS
TPVSS
VSSRH0 VSSRH1
A2VSSQ
AVSSN
VSS1DI VSS2DI
PVSS
MPVSS
C142 .1U
AC13 AD13 AD15 AC15 AC17
P8 Y8 AC11 AC20 H20 H11 M23 Y23
AD7 AD19 AD21 AC22 AC8 AC21 AC19
AG7 AD9 AC9 AC10 AD10
AG26 AK29 AJ30 AG28 AG27
N24 N23 P23
U23 T23 V23 W23
D9 D13 D19 D25 E4 T4 AB4
AD22
AF18 AH17 AG15 AG18
AH18 AH12
AH14 AG13 AG14
F19 M6
AH20 AG21
AF22 AH22
AE24 AE21
AJ28 A6
VGACORE
C232
C182 .1U
C194 .1U
1000P
C176 1000P
C143 .1U
C166 .1U
L13 0
C170 10U
C153 1000P
C152 .1U
C145 .1U
C105 10U C116 .1U
(PCIE PLL/IO 1.8V)
+1.8V
+1.8V
L7 0
+2.5V
C103 *1U
C199
C139
.1U
1000P
C208
C200
.1U
.1U
3
C164
C228
1000P
1000P
+1.5V
C236 10U
+3V
(IO.POWER)
C174 10U
+3V
(EXT.TMDS)
C173 10U
VGA1.2V
(PCIE 1.2V)
VGA1.2V (11,36)
VGA1.2V
(QUIET PCIE 1.2V)
L17 0
C266 10U
L3 0
C90 10U
C88 10U
U1
3 4
IN OUT
1
SHDN
2
GND
*G913
LVDR_2.8V
C146
C163
1000P
1000P
C233
C216
.1U
.1U
(1.2V~1550mA)
VGA_PCIE18
C101 .1U
C141 .1U
5
SET
R55 *100K/F R64 *78.7K/F
C183 1000P
C215 .1U
C221
C185
1000P
1000P
C217
C231
1000P
1000P
C151
C147
.1U
.1U
C155
C156
.1U
.1U
C113 .1U C122 .1U C108 .1U
VGA_PCIE12
C218 .1U C219 .1U C210 .1U
VGA_PCIE18
C181 .1U C190 .1U C203 .1U
TP30 TP31 TP28 TP32 TP29 TP23 TP20
+3V LVDR_2.8V
TXVDDR18
C102 .1U
A2VDD25
C126 .1U
G914_SET
C162 1000P
C226 .1U
C225 1000P
VGACORE
C198 .1U
C91 *1U
(VGA CORE=1.2&1.0V)
VGACORE
VGACORE
C212
C189
.1U
1U
C227
C197
.1U
.1U
2
A10 A16 A22 A29
C28 C30 D27 D24 D21 D18 D15 D12 D10
F27 G12
G16 G18 G21 G24 H27 H23 H21 H18 H16 H14 H12
AD12
AG5 AG9
AG11
P17 P18 P19 U12 U13 U14 U17 U18 U19 V19 V18 V17 V14 V13 V12 N18 N17
N14 W17 W18 W12 W13 W14
N13
N19
M19
M18
M12
N12
M13
M14
P12
P13
P14
M17 W19
A2
C1 C3
D6 D4
G9
H9 H8
H4 J23 J24
R7
P4 M7 M8
L4
K1
K7
K8
R8
T1
U36E
VSS_A2 VSS_A10 VSS_A16 VSS_A22 VSS_A29 VSS_C1 VSS_C3 VSS_C28 VSS_C30 VSS_D27 VSS_D24 VSS_D21 VSS_D18 VSS_D15 VSS_D12 VSS_D10 VSS_D6 VSS_D4
VSS_F27 VSS_G9 VSS_G12 VSS_G16 VSS_G18 VSS_G21 VSS_G24 VSS_H27 VSS_H23 VSS_H21 VSS_H18 VSS_H16 VSS_H14 VSS_H12 VSS_H9 VSS_H8 VSS_H4 VSS_J23 VSS_J24
VSS_AD12 VSS_AG5 VSS_AG9 VSS_AG11
VSS_R7 VSS_P4 VSS_M7 VSS_M8 VSS_L4 VSS_K1 VSS_K7 VSS_K8 VSS_R8 VSS_T1
VDDC_P17 VDDC_P18 VDDC_P19 VDDC_U12 VDDC_U13 VDDC_U14 VDDC_U17 VDDC_U18 VDDC_U19 VDDC_V19 VDDC_V18 VDDC_V17 VDDC_V14 VDDC_V13 VDDC_V12 VDDC_N18 VDDC_N17 VDDC_N14 VDDC_W17 VDDC_W18 VDDC_W12 VDDC_W13 VDDC_W14 VDDC_N13 VDDC_N19 VDDC_M19 VDDC_M18 VDDC_M12 VDDC_N12 VDDC_M13 VDDC_M14 VDDC_P12 VDDC_P13 VDDC_P14 VDDC_M17 VDDC_W19
M24
PCIE_VSS_K28
PCIE_VSS_L28 PCIE_VSS_M27 PCIE_VSS_M26 PCIE_VSS_M24
CORE GND
PCIE_VSS_M25 PCIE_VSS_M28
PCIE_VSS_P28 PCIE_VSS_N28 PCIE_VSS_R25 PCIE_VSS_R23 PCIE_VSS_R24 PCIE_VSS_R26 PCIE_VSS_R27 PCIE_VSS_R28 PCIE_VSS_T28 PCIE_VSS_T24 PCIE_VSS_U28 PCIE_VSS_V24 PCIE_VSS_V26 PCIE_VSS_V27 PCIE_VSS_V25 PCIE_VSS_V28
PCIE_VSS_Y28 PCIE_VSS_W24 PCIE_VSS_W28
PCIE_VSS_AA26 PCIE_VSS_AA27
PCIE_VSS_A23
PCIE_VSS_AA24 PCIE_VSS_AA25 PCIE_VSS_AA28
PCIE_VSS_AB28 PCIE_VSS_AC28 PCIE_VSS_AD28 PCIE_VSS_AD26 PCIE_VSS_AD27
PCIE_VSS_AE28
PCIE_VSS_AF28 PCIE_VSS_AH29
CENTER ARRAY
VDDC1_W16
VDDC1_M15 VDDC1_R19
VDDC1_T12
VSS_U4
VSS_U8 VSS_W7 VSS_W8
VSS_Y4 VSS_AB8 VSS_AB7 VSS_AB1
VSS_ AC4 VSS_AC12 VSS_AC14 VSS_AD16 VSS_AC16 VSS_AC18 VSS_AD18
VSS_AK2
VSS_AJ1
VSS_M16
VSS_N16 VSS_N15 VSS_P15 VSS_P16 VSS_R18 VSS_R17 VSS_R16 VSS_R15 VSS_R14 VSS_R13 VSS_R12
VSS_T13 VSS_T14 VSS_T15
VSS_W15
VSS_V16 VSS_V15 VSS_U15 VSS_U16
VSS_T19 VSS_T18 VSS_T17 VSS_T16
U4 U8 W7 W8 Y4 AB8 AB7 AB1 AC4 AC12 AC14 AD16 AC16 AC18 AD18 AK2 AJ1
K28 L28 M27 M26 M24 M25 M28 P28 N28 R25 R23 R24 R26 R27 R28 T28 T24 U28 V24 V26 V27 V25 V28 Y28 W24 W28 AA26 AA27 AA23 AA24 AA25 AA28 AB28 AC28 AD28 AD26 AD27 AE28 AF28 AH29
M16 N16 N15 P15 P16 R18 R17 R16 R15 R14 R13 R12 T13 T14 T15 W15 V16 V15 U15 U16 T19 T18 T17 T16
W16 M15 R19 T12
VGA_VDDC
L12 0 C186 .1U C201 .1U C223 1U C207 .1U
PROJECT : MA1
Quanta Computer Inc.
Size Document Number Rev
Custom
Date: Sheet
ATI M24(POWER)
12 41Thursday, November 25, 2004
1
VGACORE
1A
of
5
VinaFix.com
4
3
2
1
R109 100
R106 100
MDB[0..63](15)
C256 .1U
R101 100
R103 100
MDB0 MDB1 MDB2 MDB3 MDB4 MDB5 MDB6 MDB7 MDB8 MDB9 MDB10 MDB11 MDB12 MDB13 MDB14 MDB15 MDB16 MDB17 MDB18 MDB19 MDB20 MDB21 MDB22 MDB23 MDB24 MDB25 MDB26 MDB27 MDB28 MDB29 MDB30 MDB31 MDB32 MDB33 MDB34 MDB35 MDB36 MDB37 MDB38 MDB39 MDB40 MDB41 MDB42 MDB43 MDB44 MDB45 MDB46 MDB47 MDB48 MDB49 MDB50 MDB51 MDB52 MDB53 MDB54 MDB55 MDB56 MDB57 MDB58 MDB59 MDB60 MDB61 MDB62 MDB63
AA2 AA6 AA5 AB6 AB5 AD6 AD5 AE5 AE4 AB2 AB3 AC2 AC3 AD3 AE1 AE2 AE3
VDDR1
1.8V
2.5V
U36C
D7 F7 E7
G6 G5
F5 E5 C4 B5 C5 A4 B4 C2 D3 D1 D2
G4
H6 H5
J6 K5 K4
L6
L5
G2
F3 H2 E2 F2
J3 F1 H3 U6 U5 U3 V6
W5 W4
Y6 Y5 U2 V2 V1 V3
W3
Y2 Y3
M24
DQB0 DQB1 DQB2 DQB3 DQB4 DQB5 DQB6 DQB7 DQB8 DQB9 DQB10 DQB11 DQB12 DQB13 DQB14 DQB15 DQB16 DQB17 DQB18 DQB19 DQB20 DQB21 DQB22 DQB23 DQB24 DQB25 DQB26 DQB27 DQB28 DQB29 DQB30 DQB31 DQB32 DQB33 DQB34 DQB35 DQB36 DQB37 DQB38 DQB39 DQB40 DQB41 DQB42 DQB43 DQB44 DQB45 DQB46 DQB47 DQB48 DQB49 DQB50 DQB51 DQB52 DQB53 DQB54 DQB55 DQB56 DQB57 DQB58 DQB59 DQB60 DQB61 DQB62 DQB63
MEMVMODE_0
GND
+VDDC_CT
MEMORY INTERFACE B
ROMCS#
MEMVMODE_0 MEMVMODE_1
MEMTEST
MEMVMODE_1
+VDDC_CT
GND
MAB0 MAB1 MAB2 MAB3 MAB4 MAB5 MAB6 MAB7 MAB8
MAB9 MAB10 MAB11 MAB12 MAB13 MAB14
DQMB#0 DQMB#1 DQMB#2 DQMB#3 DQMB#4 DQMB#5 DQMB#6 DQMB#7
QSB0
QSB1
QSB2
QSB3
QSB4
QSB5
QSB6
QSB7 RASB# CASB#
WEB# CSB0# CSB1#
CKEB
CLKB0
CLKB0#
CLKB1
CLKB1#
DIMB_0 DIMB_1
N5 M1 M3 L3 L2 M2 M5 P6 N3 K2 K3 J2 P5 P3 P2
E6 B2 J5 G3 W6 W2 AC6 AD2
F6 B3 K6 G1 V5 W1 AC5 AD1
R2 T5 T6 R5 R6 R3 N1
N2 T2
T3
E3 AA3
AF5 C6
C7 C8
MAB0 MAB1 MAB2 MAB3 MAB4 MAB5 MAB6 MAB7 MAB8 MAB9 MAB10 MAB11 MAB12 MAB13
-DQMB0
-DQMB1
-DQMB2
-DQMB3
-DQMB4
-DQMB5
-DQMB6
-DQMB7 QSB0
QSB1 QSB2 QSB3 QSB4 QSB5 QSB6 QSB7
-RASB
-CASB
-WEB
-CSB0
-CSB1
CKEB
CLKB0
-CLKB0 CLKB1
-CLKB1
DIMB0 DIMB1
MEMVMODE0 MEMVMODE1
MBMTEST
R108 47
R388 10K R386 10 R387 10
R389 10 R391 10
R105 *4.7K
MDA[0..63](14)
H28 H29
H25 H26 G26 G30 D29 D28 E28 E29 G29 G28 F28 G25 F26 E26 F25 E24 F23 E23 D22 B29 C29 C25 C27 B28 B25 C26 B26 F17 E17 D16 F16 E15 F14 E14 F13 C17 B18 B17 B15 C13 B14 C14 C16 A13 A12 C12 B12 C10
B10 E13 E12 E10 F12 F11
U36B
DQA0 DQA1
J28
DQA2
J29
DQA3
J26
DQA4 DQA5 DQA6 DQA7 DQA8 DQA9 DQA10 DQA11 DQA12 DQA13 DQA14 DQA15 DQA16 DQA17 DQA18 DQA19 DQA20 DQA21 DQA22 DQA23 DQA24 DQA25 DQA26 DQA27 DQA28 DQA29 DQA30 DQA31 DQA32 DQA33 DQA34 DQA35 DQA36 DQA37 DQA38 DQA39 DQA40 DQA41 DQA42 DQA43 DQA44 DQA45 DQA46 DQA47 DQA48 DQA49 DQA50 DQA51 DQA52
C9
DQA53
B9
DQA54 DQA55 DQA56 DQA57 DQA58 DQA59 DQA60
E9
DQA61
F9
DQA62
F8
DQA63
M24
MEMORY INTERFACE A
MAA0 MAA1 MAA2 MAA3 MAA4 MAA5 MAA6 MAA7 MAA8
MAA9 MAA10 MAA11 MAA12 MAA13 MAA14
DQMA#0 DQMA#1 DQMA#2 DQMA#3 DQMA#4 DQMA#5 DQMA#6 DQMA#7
QSA0
QSA1
QSA2
QSA3
QSA4
QSA5
QSA6
QSA7 RASA# CASA#
WEA# CSA0# CSA1#
CKEA
CLKA0
CLKA0#
CLKA1
CLKA1#
MVREFD
MVREFS
DIMA_0 DIMA_1
MAA0
E22
MAA1
B22
MAA2
B23
MAA3
B24
MAA4
C23
MAA5
C22
MAA6
F22
MAA7
F21
MAA8
C21
MAA9
A24
MAA10
C24
MAA11
A25
MAA12
E21
MAA13
B20 C19
-DQMA0
J25
-DQMA1MDA17
F29
-DQMA2
E25
-DQMA3
A27
-DQMA4
F15
-DQMA5
C15
-DQMA6
C11
-DQMA7
E11
QSA0
J27
QSA1
F30
QSA2
F24
QSA3
B27
QSA4
E16
QSA5
B16
QSA6
B11
QSA7
F10
-RASA
A19
-CASA
E18
-WEA
E19
-CSA0
E20
-CSA1
F20 B19
B21 C20
C18 A18
B7 B8
D30 B13
CLKA0
-CLKA0
CLKA1
-CLKA1
DIMA0 DIMA1
CKEA
R377 10K R375 10
R376 10 R379 10
R378 10
MVREFD
MVREFS
MDA0 MDA1 MDA2 MDA3 MDA4 MDA5 MDA6
D D
C C
B B
MDA7 MDA8 MDA9 MDA10 MDA11 MDA12 MDA13 MDA14 MDA15 MDA16
MDA18 MDA19 MDA20 MDA21 MDA22 MDA23 MDA24 MDA25 MDA26 MDA27 MDA28 MDA29 MDA30 MDA31 MDA32 MDA33 MDA34 MDA35 MDA36 MDA37 MDA38 MDA39 MDA40 MDA41 MDA42 MDA43 MDA44 MDA45 MDA46 MDA47 MDA48 MDA49 MDA50 MDA51 MDA52 MDA53 MDA54 MDA55 MDA56 MDA57 MDA58 MDA59 MDA60 MDA61 MDA62 MDA63
-RASA (14)
-CASA (14)
-WEA (14)
-CSA0 (14)
-CSA1 (14)
TP52 TP33
MAA[0..13] (14)
-DQMA[0..7] (14)
QSA[0..7] (14)
CKEA (14)
M_CLKA0 (14)
-M_CLKA0 (14) M_CLKA1 (14)
-M_CLKA1 (14)
VDD_MEM VDD_MEM
C267 .1U
Place close to ASIC
MAB[0..13] (15)
-RASB (15)
-CASB (15)
-WEB (15)
-CSB0 (15)
-CSB1 (15)
TP27 TP19
R100 *4.7K
R104 4.7K
R102
4.7K
-DQMB[0..7] (15)
QSB[0..7] (15)
M_CLKB0 (15)
-M_CLKB0 (15) M_CLKB1 (15)
-M_CLKB1 (15)
M26 NC
CKEB (15)
+1.8V
STRAPS PIN STRAPS PIN
PCI-Express Current Calibration Bandgap Backup
GPIO_0
0: use reference voltage from Bandgap
1: use reference voltage from resistor divider PCI-Express PLL Calibration force enable
GPIO_1
0: Disable PLL force calibration
1: Enable PLL force calibration
00: PCI Express 1.0 mode
GPIO_(3,2)
A A
GPIO_4
01: RESERVED 10: PCI Express 1.0 mode 11: RESERVED Turn off PCI-Express impedance / strength calibration
0: enable
1: disable
GPIO_5 GPIO_6
Bypass PCI-Express PLL PCI-Express transmitter current compensation
0: Normal
1: Inject extra current for output buffer switching
5
4
GPIO_8
GPIO(9,13:11)
INT P/D
DVPDATA_21~23
MEM TYPE
Strap to set the debug muxes to bting out DEBUG signals even if registers are inaccessible
ROMIDCFG
0x0x: No ROM, CHG_ID=0
0x1x: No Rom, CHG_ID=1 1000: Parallel ROM, Chip ID'S from ROM 1000: Parallel ROM, Chip ID'S from ROM
DVPDATA_23 0 0 0 0 1 1 1 1
DVPDATA_22 0 0 1 1 0 0 1 1
DVPDATA_21 0 1 0 1 0 1 0 1
3
DVPDATA_21 Samsung 8M x 32 (1.8V) - M24 Samsung 4M x 32 (1.8V) - M24 Hynix 8M x 32 (1.8V) - M24 Samsung 4M x 32 (1.8V) - M22 Hynix 4M x 32 (1.8V) - M24
+3V
R83 10K R405 *10K R76 *10K R407 *10K R404 *10K R403 *10K R406 *10K R400 *10K R402 *10K R396 *10K R87 *10K R82 *10K
R81 *10K R86 *10K R77 *10K R70 *10K R71 *10K
2
GPIO_0 GPIO_1 GPIO_2 GPIO_3 GPIO_4 GPIO_5 GPIO_6 GPIO_8 GPIO_9 GPIO_11 GPIO_12 GPIO_13
DVPDATA_16 DVPDATA_17 DVPDATA_21 DVPDATA_22 DVPDATA_23
GPIO_0 (11) GPIO_1 (11) GPIO_2 (11) GPIO_3 (11) GPIO_4 (11) GPIO_5 (11) GPIO_6 (11) GPIO_8 (11) GPIO_9 (11) GPIO_11 (11) GPIO_12 (11) GPIO_13 (11)
R78 10K R89 10K R79 10K R69 10K R60 10K
DVPDATA_16 DVPDATA_17 DVPDATA_21 DVPDATA_22 DVPDATA_23
DVPDATA_16 (11) DVPDATA_17 (11) DVPDATA_21 (11) DVPDATA_22 (11) DVPDATA_23 (11)
M26 NC
PROJECT : MA1
Quanta Computer Inc.
Size Document Number Rev
Custom
Date: Sheet
ATI M24 MEM/STRAPS PIN
1
13 41Thursday, November 25, 2004
of
1A
5
VinaFix.com
4
3
2
1
U8
MAA0 MAA1 MAA2 MAA3 MAA4 MAA5
M_CLKA0(13)
-M_CLKA0(13)
-RASA(13)
-CASA(13)
-WEA(13)
-CSA0(13)
CKEA(13)
MAVREF0_A
-CSA1(13)
MAA6 MAA7 MAA8 MAA12 MAA13 MAA9 MAA10 MAA11
-DQMA0
-DQMA1
-DQMA2
-DQMA3
D D
TP37
C C
B B
A A
TP39 TP34
TP48 TP45 TP44 TP49
M4
A0
M5
A1
L5
A2
M6
A3
M7
A4
L8
A5
M8
A6
M9
A7
M10
A8(AP)
M3
BA0
L4
BA1
L7
A9
K5
A10
L6
A11
A2
DQM0
G11
DQM1
G2
DQM2
A11
DQM3
L1
RAS
K1
CAS
K2
WE
M1
CS
L10
CLK
L11
CLK#
M11
CKE
L12
MCL
M12
VREF
M2
NC1
B3
NC2
B10
NC3
G3
NC4
G10
NC5
K11
NC6
K12
NC7
L2
NC8
L3
NC9
G7
NC/TH1
G8
NC/TH2
H5
NC/TH3
H6
NC/TH4
H7
NC/TH5
H8
NC/TH6
G5
NC/TH7
G6
NC/TH8
E5
NC/TH9
E6
NC/TH10
E7
NC/TH11
E8
NC/TH12
F5
NC/TH13
F6
NC/TH14
F7
NC/TH15
F8
NC/TH16
D6
VSS_0
D7
VSS_1
D9
VSS_2
J5
VSS_3
J6
VSS_4
J7
VSS_5
J8
VSS_6
K4
VSS_7
K9
VSS_8
D4
VSS_9
C8
VSSQ_0
C9
VSSQ_1
C10
VSSQ_2
D5
VSSQ_3
D8
VSSQ_4
E4
VSSQ_5
E9
VSSQ_6
F4
VSSQ_7
F9
VSSQ_8
G4
VSSQ_9
G9
VSSQ_10
H4
VSSQ_11
H9
VSSQ_12
J4
VSSQ_13
J9
VSSQ_14
A3
VSSQ_15
C3
VSSQ_16
C4
VSSQ_17
C5
VSSQ_18
A10
VSSQ_19
VRAM_4MX32-33
PBGA144-VRAM
5
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8
DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
DQS0 DQS1 DQS2 DQS3
VDD_0 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7
VDDQ_0 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8
VDDQ_9 VDDQ_10 VDDQ_11 VDDQ_12 VDDQ_13 VDDQ_14 VDDQ_15
MDA3
A6
MDA0
B5
MDA1
A5
MDA2
A4
MDA7
B1
MDA6
C2
MDA4
C1
MDA5
D1
MDA14
J12
MDA8
J11
MDA15
H12
MDA13
H11
MDA12
F12
MDA9
F11
MDA11
E12
MDA10
E11
MDA18
E2
MDA16
E1
MDA17
F2
MDA19
F1
MDA20
H2
MDA22
H1
MDA23
J1
MDA21
J2
MDA25
D12
MDA24
C12
MDA27
C11
MDA28
B12
MDA31
A9
MDA29
A8
MDA30
B8
MDA26
A7
QSA0
A1
QSA1
G12
QSA2
G1
QSA3
A12 C6
C7 D3 D10 K3 K6 K7 K10
VDD_MEM
More Memory decoupling
B2 B4 B6 B7 B9 B11 D2 D11 E3 E10 F3 F10 H3 H10 J3 J10
C644 .1U C282 .1U
C646 .1U C647 .1U C651 .1U C652 .1U C653 .1U C654 .1U
C635 1U C634 1U C636 1U C632 10U C649 10U
Memory decoupling
VDD_MEM
MAA0 MAA1 MAA2 MAA3 MAA4 MAA5 MAA6 MAA7 MAA8 MAA12 MAA13 MAA9 MAA10 MAA11
-DQMA5
-DQMA6
-DQMA4
-DQMA7
-RASA(13)
-CASA(13)
-WEA(13)
-CSA0(13)
M_CLKA1(13)
-M_CLKA1(13) CKEA(13)
MAVREF1_A
TP36 TP35TP41 TP42 TP40 TP43 TP47 TP46 TP38
-CSA1(13)
4
U35
M4
A0
M5
A1
L5
A2
M6
A3
M7
A4
L8
A5
M8
A6
M9
A7
M10
A8(AP)
M3
BA0
L4
BA1
L7
A9
K5
A10
L6
A11
A2
DQM0
G11
DQM1
G2
DQM2
A11
DQM3
L1
RAS
K1
CAS
K2
WE
M1
CS
L10
CLK
L11
CLK#
M11
CKE
L12
MCL
M12
VREF
M2
NC1
B3
NC2
B10
NC3
G3
NC4
G10
NC5
K11
NC6
K12
NC7
L2
NC8
L3
NC9
G7
NC/TH1
G8
NC/TH2
H5
NC/TH3
H6
NC/TH4
H7
NC/TH5
H8
NC/TH6
G5
NC/TH7
G6
NC/TH8
E5
NC/TH9
E6
NC/TH10
E7
NC/TH11
E8
NC/TH12
F5
NC/TH13
F6
NC/TH14
F7
NC/TH15
F8
NC/TH16
D6
VSS_0
D7
VSS_1
D9
VSS_2
J5
VSS_3
J6
VSS_4
J7
VSS_5
J8
VSS_6
K4
VSS_7
K9
VSS_8
D4
VSS_9
C8
VSSQ_0
C9
VSSQ_1
C10
VSSQ_2
D5
VSSQ_3
D8
VSSQ_4
E4
VSSQ_5
E9
VSSQ_6
F4
VSSQ_7
F9
VSSQ_8
G4
VSSQ_9
G9
VSSQ_10
H4
VSSQ_11
H9
VSSQ_12
J4
VSSQ_13
J9
VSSQ_14
A3
VSSQ_15
C3
VSSQ_16
C4
VSSQ_17
C5
VSSQ_18
A10
VSSQ_19
VRAM_4MX32-33
PBGA144-VRAM
3
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8
DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
DQS0 DQS1 DQS2 DQS3
VDD_0 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7
VDDQ_0 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8
VDDQ_9 VDDQ_10 VDDQ_11 VDDQ_12 VDDQ_13 VDDQ_14 VDDQ_15
MDA44
A6
MDA43
B5
MDA46
A5
MDA45
A4
MDA40
B1
MDA47
C2
MDA42
C1
MDA41
D1
MDA54
J12
MDA53
J11
MDA55
H12
MDA52
H11
MDA50
F12
MDA49
F11
MDA51
E12
MDA48
E11
MDA38
E2
MDA39
E1
MDA34
F2
MDA37
F1
MDA36
H2
MDA33
H1
MDA32
J1
MDA35
J2
MDA63
D12
MDA61
C12
MDA62
C11
MDA58
B12
MDA60
A9
MDA59
A8
MDA57
B8
MDA56
A7
QSA5
A1
QSA6
G12
QSA4
G1
QSA7
A12 C6
C7 D3 D10 K3 K6 K7 K10
VDD_MEM
More Memory decoupling
B2 B4 B6 B7 B9 B11 D2 D11 E3 E10 F3 F10 H3 H10 J3 J10
C271 .1UC283 .1U C272 .1U C274 .1U C277 .1U C273 .1U C281 .1U C648 .1U C276 .1U C270 .1U
C650 1U C257 1U C655 1U C633 10U C180 10U
Memory decoupling
VDD_MEM
VGA DDR MEMORY A
@64/128MBytes DDR 128Mbit 1MX32X4 uBGA
MAA[0..13] (13) MDA[0..63] (13)
-DQMA[0..7] (13) QSA[0..7] (13)
Place close to memory
VDD_MEM VDD_MEM
R360
C638
4.99K/F
1U
MAVREF0_A
C637
R359
1U
4.99K/F
M_CLKA0(13)
-M_CLKA0(13) M_CLKA1(13)
-M_CLKA1(13)
At least a 2.5:1 spacing between the pair
These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory
Size Document Number Rev
B
2
Date: Sheet
R356
C628
4.99K/F
1U
MAVREF1_A
R357
C629
4.99K/F
1U
R365 56
M_CLKA0-1
R363 56 R113 56
M_CLKA1-1
R115 56
PROJECT : MA1
Quanta Computer Inc.
VGA DDR VRAM-A CANNEL
1
C639 .01U
C284 .01U
14 41Thursday, November 25, 2004
of
1A
5
VinaFix.com
4
3
2
1
M10
G11
M11 M12
G10
3
U38
M4
A0
M5
A1
L5
A2
M6
A3
M7
A4
L8
A5
M8
A6
M9
A7 A8(AP)
M3
BA0
L4
BA1
L7
A9
K5
A10
L6
A11
A2
DQM0 DQM1
G2
DQM2
A11
DQM3
L1
RAS
K1
CAS
K2
WE
M1
CS
L10
CLK
L11
CLK# CKE
L12
MCL VREF
M2
NC1
B3
NC2
B10
NC3
G3
NC4 NC5
K11
NC6
K12
NC7
L2
NC8
L3
NC9
G7
NC/TH1
G8
NC/TH2
H5
NC/TH3
H6
NC/TH4
H7
NC/TH5
H8
NC/TH6
G5
NC/TH7
G6
NC/TH8
E5
NC/TH9
E6
NC/TH10
E7
NC/TH11
E8
NC/TH12
F5
NC/TH13
F6
NC/TH14
F7
NC/TH15
F8
NC/TH16
D6
VSS_0
D7
VSS_1
D9
VSS_2
J5
VSS_3
J6
VSS_4
J7
VSS_5
J8
VSS_6
K4
VSS_7
K9
VSS_8
D4
VSS_9
C8
VSSQ_0
C9
VSSQ_1
C10
VSSQ_2
D5
VSSQ_3
D8
VSSQ_4
E4
VSSQ_5
E9
VSSQ_6
F4
VSSQ_7
F9
VSSQ_8
G4
VSSQ_9
G9
VSSQ_10
H4
VSSQ_11
H9
VSSQ_12
J4
VSSQ_13
J9
VSSQ_14
A3
VSSQ_15
C3
VSSQ_16
C4
VSSQ_17
C5
VSSQ_18
A10
VSSQ_19
VRAM_4MX32-33
PBGA144-VRAM
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8
DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQS0 DQS1 DQS2 DQS3
VDD_0 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7
VDDQ_0 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8
VDDQ_9 VDDQ_10 VDDQ_11 VDDQ_12 VDDQ_13 VDDQ_14 VDDQ_15
MDB38
A6
MDB36
B5
MDB39
A5
MDB37
A4
MDB33
B1
MDB34
C2 C1
MDB32
D1
MDB54
J12
MDB55
J11
MDB52
H12
MDB53
H11
MDB50
F12
MDB51MAB11
F11
MDB48
E12
MDB49
E11
MDB45
E2
MDB46
E1
MDB47
F2
MDB44
F1
MDB43
H2
MDB41
H1
MDB40
J1
MDB42
J2
MDB63
D12
MDB62
C12
MDB61
C11
MDB60
B12
MDB59
A9
MDB57
A8
MDB58
B8
MDB56
A7
QSB4
A1
QSB6
G12
QSB5
G1
QSB7
A12
C140 .1U
C6
C158 .1U
C7
C172 .1U
D3
C133 .1U
D10
C138 .1U
K3
C134 .1U
K6
C178 .1U
K7
C171 .1U
K10
C157 .1U
VDD_MEM
More Memory decoupling
C213 1U
B2 B4
C193 1U C710 .01U
B6 B7
C204 1U
B9 B11
C205 10U
D2 D11
C715 10U
E3 E10 F3 F10 H3
Memory
H10
decoupling
J3 J10
VDD_MEM
VGA DDR MEMORY B
@64/128MBytes DDR 128Mbit 1MX32X4 uBGA
MAB[0..13] (13) MDB[0..63] (13)
-DQMB[0..7] (13) QSB[0..7] (13)
Place close to memory
R97
C238
4.99K/F
1U
MBVREF0_B MBVREF1_B
R95
C234
4.99K/F
1U
M_CLKB0(13)
-M_CLKB0(13) M_CLKB1(13)
-M_CLKB1(13)
R99 56
R98 56 R393 56
R394 56
At least a 2.5:1 spacing between the pair
These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory
VDD_MEMVDD_MEM
C702 1U
C695 1U
M_CLKB0-1
M_CLKB1-1
PROJECT : MA1
Quanta Computer Inc.
Size Document Number Rev
B
2
Date: Sheet
VGA DDR VRAM-B CANNEL
R392
4.99K/F
R390
4.99K/F
C254 .01U
1A
15 41Thursday, November 25, 2004
1
of
U5
MAB0 MAB1 MAB2 MDB25 MAB3 MAB4 MAB5
D D
TP24 TP50
C C
B B
A A
TP51 TP54
TP25 TP26 TP55
MAB6 MDB35 MAB7 MAB8 MAB12 MAB13 MAB9 MAB10 MAB11
-DQMB3
-DQMB1
-DQMB2
-DQMB0
-RASB(13)
-CASB(13)
-WEB(13)
-CSB0(13)
M_CLKB0(13)
-M_CLKB0(13) CKEB(13)
MBVREF0_B
-CSB1(13) -CSB1(13)
M4
A0
M5
A1
L5
A2
M6
A3
M7
A4
L8
A5
M8
A6
M9
A7
M10
A8(AP)
M3
BA0
L4
BA1
L7
A9
K5
A10
L6
A11
A2
DQM0
G11
DQM1
G2
DQM2
A11
DQM3
L1
RAS
K1
CAS
K2
WE
M1
CS
L10
CLK
L11
CLK#
M11
CKE
L12
MCL
M12
VREF
M2
NC1
B3
NC2
B10
NC3
G3
NC4
G10
NC5
K11
NC6
K12
NC7
L2
NC8
L3
NC9
G7
NC/TH1
G8
NC/TH2
H5
NC/TH3
H6
NC/TH4
H7
NC/TH5
H8
NC/TH6
G5
NC/TH7
G6
NC/TH8
E5
NC/TH9
E6
NC/TH10
E7
NC/TH11
E8
NC/TH12
F5
NC/TH13
F6
NC/TH14
F7
NC/TH15
F8
NC/TH16
D6
VSS_0
D7
VSS_1
D9
VSS_2
J5
VSS_3
J6
VSS_4
J7
VSS_5
J8
VSS_6
K4
VSS_7
K9
VSS_8
D4
VSS_9
C8
VSSQ_0
C9
VSSQ_1
C10
VSSQ_2
D5
VSSQ_3
D8
VSSQ_4
E4
VSSQ_5
E9
VSSQ_6
F4
VSSQ_7
F9
VSSQ_8
G4
VSSQ_9
G9
VSSQ_10
H4
VSSQ_11
H9
VSSQ_12
J4
VSSQ_13
J9
VSSQ_14
A3
VSSQ_15
C3
VSSQ_16
C4
VSSQ_17
C5
VSSQ_18
A10
VSSQ_19
VRAM_4MX32-33
PBGA144-VRAM
5
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8
DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
DQS0 DQS1 DQS2 DQS3
VDD_0 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7
VDDQ_0 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8
VDDQ_9 VDDQ_10 VDDQ_11 VDDQ_12 VDDQ_13 VDDQ_14 VDDQ_15
MDB27
A6
MDB30
B5 A5
MDB28
A4
MDB24
B1
MDB26
C2
MDB31
C1
MDB29
D1
MDB8
J12
MDB9
J11
MDB11
H12
MDB10
H11
MDB12
F12
MDB13
F11
MDB14
E12
MDB15
E11
MDB16
E2
MDB18
E1
MDB17
F2
MDB19
F1
MDB22
H2
MDB20
H1
MDB23
J1
MDB21
J2
MDB0
D12
MDB7
C12
MDB2
C11
MDB6
B12
MDB5
A9
MDB4
A8
MDB1
B8
MDB3
A7
QSB3
A1
QSB1
G12
QSB2
G1
QSB0
A12 C6
C7 D3 D10 K3 K6 K7 K10
VDD_MEM
More Memory decoupling
B2 B4 B6 B7 B9 B11 D2 D11 E3 E10 F3 F10 H3 H10 J3 J10
C674 .1U C679 .1U C668 .1U C666 .1U C664 .1U C665 .1U C678 .1U C683 .1U C682 .1U
C248 1U C253 1U C255 1U C645 10U C220 10U
Memory decoupling
VDD_MEM
MAB0 MAB1 MAB2 MAB3 MAB4 MAB5 MAB6 MAB7 MAB8 MAB12 MAB13 MAB9 MAB10
-DQMB4
-DQMB6
-DQMB5
-DQMB7
-RASB(13)
-CASB(13)
-WEB(13)
-CSB0(13)
M_CLKB1(13)
-M_CLKB1(13) CKEB(13)
MBVREF1_B
TP56 TP11 TP12 TP16 TP17TP53 TP57 TP58 TP22
4
5
VinaFix.com
4
3
2
1
PANEL VCC CONTROL
LCD CONNECTOR
LCDVCC
TXUOUT0-(6,11) TXUOUT0+(6,11)
TXUOUT1-(6,11)
TXUOUT1+(6,11)
TXUOUT2-(6,11) TXUOUT2+(6,11)
TXLOUT0-(6,11) TXLOUT0+(6,11)
TXLOUT1-(6,11)
TXLOUT1+(6,11)
TXLOUT2-(6,11) TXLOUT2+(6,11)
DDC_CLK DDC_DATA
+3V
PWM_INV_2
VIN_BLIGHT
DDC_CLK(6,11)
DDC_DATA(6,11)
4
U47 TC7SH08FU
TXUCLKOUT-(6,11)
TXUCLKOUT+(6,11)
TXLCLKOUT-(6,11)
TXLCLKOUT+(6,11)
CN1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
LCDCON40P
C123
0.1U
+3V
R88 10K
U4
6 4 3
AAT4280-3
IN IN ON/OFF
OUT GND GND
1 2 5
AAT4280_OUT
C130
0.1U
L11 FBM2125HM330
C136 22U
C115
0.01U
C121
0.1U
LCDVCC
C107
4.7U/10V
E E
DISP_ON(6,11)
D D
+3V
R90 *10K
BACKLIGHT CONTR OL
3VPCU+3V
+3V
R314
FPBACK#
10K
FPBACKBLON
2
D15
2 1
SW1010C
Q28 DTC144EUA
1 3
BLON(6,11) MXLID# (25)
D25 SW1010C
C C
21
FPBACK#(19)
R233 10K
R311 1K
COVERSW#
C587 1000P
C483
0.1U
1
SW4 MRSS22L
PWM_INV_1 FPBACK_1
2 3
C567
0.1U
3VPCU
2 1
3 5
VIN
B B
Del Q5,Q9,R27,R51,C159
A A
PWM_INV(25)
L50 FBM2125HM330
C780 .1U/50V
CC0805
PWM_INV
L48 BK1608HS121-T
FPBACK
L49 BK1608HS121-T
C773 .1U/50V
CC0805
C779 10U/25V
CC1210
C778 22P
VIN_BLIGHT
PWM_INV_1 FPBACK_1
C774
0.1U
CC0402
PROJECT : MA1
Quanta Computer Inc.
Size Document Number Rev
B
5
4
3
2
Date: Sheet
LCD LVDS CON
16 41Thursday, November 25, 2004
1
of
1A
5
VinaFix.com
D D
4
3
2
1
CRT SWITCH
+5V
+5V
C82
0.1U
CC0402
PR_RED(33)
C C
PR_GEN(33)
PR_BLU(33)
B B
PR_HSYNC(33)
PR_VSYNC(33)
PR_RED
+5V
C77
0.1U
CC0402
VGA_GEN PR_GEN
+5V
C72
0.1U
CC0402
VGA_BLU PR_BLU
+5V
C83
0.1U
CC0402
CRTHS_VGA PR_HSYNC
+5V
C92
0.1U
CC0402
CRTVS_VGA PR_VSYNC
U41
5
VCC
1
IN_B1
3
IN_B0
NC7SB3157P6X
U43
5
VCC
1
IN_B1
3
IN_B0
NC7SB3157P6X
U44
5
VCC
1
IN_B1
3
IN_B0
NC7SB3157P6X
U40
5
VCC
1
IN_B1
3
IN_B0
NC7SB3157P6X
U39
5
VCC
1
IN_B1
3
IN_B0
NC7SB3157P6X
SEL
COM
GND
SEL
COM
GND
SEL
COM
GND
SEL
COM
GND
SEL
COM
GND
6 4
2
6 4
2
6 4
2
6 4
2
6 4
2
PR_INSERT# CRT_R_COMVGA_RED
PR_INSERT# (25,33) CRT_R_COM (6,11)
SEL FUNCTION(COM) LOW
CRT_G_COM
CRT_B_COM
HSYNC_COM
VSYNC_COM
CRT_G_COM (6,11)
CRT_B_COM (6,11)
HSYNC_COM (6,11)
VSYNC_COM (6,11)
IN_B0 IN_B1HIGH
CRT PORT
+2.5V
DDCCLK(6,11)
+2.5V
DDCDATA(6,11)
R23 2.2K
DDCCLK
CRTVS_VGA CRTHS_VGA
R39 2.2K
DDCDATA
VGA_RED VGA_GEN VGA_BLU
+5V
+2.5V
2
1
R53 39 R50 39
+2.5V
2
1
CN25
CONN
3
Q6 2N7002E
3
Q8 2N7002E
12 34 56 78 910 11 12 13 14 15 16 17 18 19 20
DDCCLK2 DDCDAT2
CRT_VS2 CRT_HS2
TV_Y/G TV_C/R TV_COMP
DDCCLK2 CRT_VS2 CRT_HS2 DDCDAT2
TV_Y/G (6,11,33) TV_C/R (6,11,33) TV_COMP (6,11,33)
TV-OUT
DDCCLK2 (33)
DDCDAT2 (33)
A A
Size Document Number Rev B
5
4
3
2
Date: Sheet
SVIDEO/CRT/PANLE/HDTV
PROJECT : MA1
Quanta Computer Inc.
of
17 41Thursday, November 25, 2004
1
1A
5
VinaFix.com
R325
C427
0.1U
10M
C595 15P
RTCRST#
VCCRTC
R197
4.7K
R198 15K
Y4
32.768KHZ
C597
1 3
2
15P
VCCRTC
R201 180K
RTC_N01
Q24 MMBT3904
RTC_N02
C426 1U/16V
R200 3K
D D
RTC
D12 RB500V-40
C C
C422 1000P
2 1
D13 RB500V-40
2 1
3VRTC
CN11
2 1
JAE-FI-S2P-HF
VCCRTC
2 1
Del Battery socket
B B
NS,VGA,SIO Reset
PLTRST#(5,11,19,27,29)
A A
PLTRST#
5
4
U19 7SZ32
3VSUS
C420 0.047U
5
2
PLTRST#_1
1
12
4
U34A
CLK_32KX1 CLK_32KX2
RTCRST#
NMI A20M# FERR# IGNNE# INTR CPUINIT# RCIN# GATEA20
AD[0..31]
PCIRST# PLTRST#_1 CLKRUN#
R189 8.2K
PDD[0..15]
PDCS1# PDCS3# PDA0 PDA1 PDA2 PDIOR# PDIOW# PIORDY IRQ14 PDDREQ PDDACK#
SM_INTRUDER#
R334 56
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
PDD0 PDD1 PDD2 PDD3 PDD4 PDD5 PDD6 PDD7 PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
R192 1M
NMI(3)
A20M#(3)
FERR#(3) THRMTRIP# (3,5)
IGNNE#(3)
INTR(3)
CPUINIT#(3)
RCIN#(25)
GATEA20(25)
AD[0..31](28,29,31)
12
G1 SHORT_ PAD1
ICH_PME#(28,29,31) PCLK_ICH(2)
PCIRST#(25,28,29,31)
CLKRUN#(25,27,28,31)
+3V
PDD[0..15](22)
PDCS1#(22) PDCS3#(22)
PDA0(22) PDA1(22) PDA2(22)
PDIOR#(22) PDIOW#(22) PIORDY(22)
IRQ14(22)
PDDREQ(22)
PDDACK#(22)
4
AA2 AA3
AA5
AF25 AF23
AF24 AG26 AG24
AF27 AD23
AF22
AF19
AD14
AF15
AF14 AD12 AE14 AC11 AD11 AB11 AE13
AF13 AB12 AB13 AC13 AE15 AG15 AD13
AD16 AE17 AC16 AB17 AC17 AE16 AC14
AF16 AB16 AB14 AB15
Y1 Y2
E2 E5 C2 F5 F3 E9 F2 D6 E6 D3 A2 D2 D5 H3 B4
J5 K2 K5 D4
L6
G3
H4 H2 H5 B3
M6
B2 K6 K3 A5
L1 K4
P6
G6
R2 R5
RTCX1 RTCX2
RTCRST# INTRUDER#
INTVRMEN
NMI A20M# FERR# IGNNE# INTR INIT# RCIN# A20GATE
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
PME# PCICLK PCIRST# PLTRST# CLKRUN#/GPIO32
DD0 DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9 DD10 DD11 DD12 DD13 DD14 DD15
DCS1# DCS3# DA0 DA1 DA2 DIOR# DIOW# IORDY IDEIRQ DDREQ DDACK#
ICH6-M
IDE
RTC
CPU
PCI
3
LAD0 LAD1/FB1 LAD2/FB2 LAD3/FB3
LDRQ0#
LDRQ1#/GPI41
LFRAME#
LPC
CPUPWRGD/GPO49
INIT3_3V#
THRMTRIP#
SMI# STPCLK# CPUSLP#
DPSLP#/TP[2]
DPRSLP#/TP[4]
C/BE0# C/BE1# C/BE2# C/BE3#
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
PAR SERR# PERR#
PLOCK#
REQ0# REQ1# REQ2# REQ3#
REQ4#/GPI40
REQ5#/GPI1 REQ6#/GPI0
GNT0# GNT1# GNT2#
GNT3# GNT4#/GPO48 GNT5#/GPO17 GNT6#/GPO16
PIRQA# PIRQB# PIRQC#
PIRQD# PIRQE#/GPI2 PIRQF#/GPI3
PIRQG#/GPI4
PIRQH#/GPI5
SATALED#
SATA0_RXN SATA0_RXP
SATA0_TXN SATA0_TXP
SATA2_RXN SATA2_RXP
SATA2_TXN SATA2_TXP
SATA_CLKN
SATA
SATA_CLKP
SATARBIAS#
SATARBIAS
ACZ_BIT_CLK
ACZ_SYNC
ACZ_RST#
ACZ_SDIN0 ACZ_SDIN1 ACZ_SDIN2
ACZ_SDO
AC-97/
AZALIA
3
2
LAD0/FWH0
P2 N3 N5 N4 N6 P4 P3
AG25 AE22 AE23 AG27 AE26 AE27 AD27 AE24
LAD1/FWH1 LAD2/FWH2 LAD3/FWH3 LPC_DRQ0# BAYINS# LFRAME#/FWH4
CPUPWRGD THERMTRIP#_ICH
R331 0 R330 *0
R329 0 R333 0
LAD0/FWH0 (25,27,29) LAD1/FWH1 (25,27,29) LAD2/FWH2 (25,27,29) LAD3/FWH3 (25,27,29) LPC_DRQ0# (25,27) BAYINS# (22,25) LFRAME#/FWH4 (25,27,29)
CPUPWRGD (3)
T23
R336 56
STPCLK# CPUSLP# DPSLP# DPRSLP#
VCCP
SMI# (3) STPCLK# (3) CPUSLP# (3,5) DPSLP# (3) DPRSLP# (3)
R165 should be populated to support Dothan B stepping
C/BE0#
J6 H6 G4 G2
J3 A3 J2 C3 J1 E1 G5 E3 C5
L5 B5 M5 B8 F7 E8 B7
C1 B6 F1 C8 E7 F6 D8
N2 L2 M1 L3 D9 C7 C6 M3
AC19 AE3
AD3 AG2 AF2
AD7 AC7 AF6 AG6
AC2 AC1
AG11 AF11
C10 B9 A10
F11 F10 B10 C9
C/BE1# C/BE2# C/BE3#
FRAME# IRDY# TRDY# DEVSEL# STOP# PAR SERR# PERR# PLOCK#
REQ0# REQ1# REQ2# REQ3# REQ4# BAYID1 BAYID0
GNT0# GNT1# GNT2# GNT3# GNT4# GNT5# GNT6#
PIRQA# PIRQB# PIRQC# PIRQD# PIRQE# ICH_GPIO3 ICH_GPIO4 ICH_GPIO5
SATA_LED# SATA_RXN0_C
SATA_RXP0_C SATA_TXN0_C SATA_TXP0_C
SATA_RXN2_C SATA_RXP2_C SATA_TXN2_C SATA_TXP2_C
SRC_SATA# SRC_SATA
SATABIAS
R317 33 R318 33
R320 33
C/BE0# (28,29,31) C/BE1# (28,29,31) C/BE2# (28,29,31) C/BE3# (28,29,31)
FRAME# (28,29,31) IRDY# (28,29,31) TRDY# (28,29,31) DEVSEL# (28,29,31) STOP# (28,29,31) PAR (28,29,31) SERR# (28,29,31) PERR# (28,29,31)
REQ0# (31) REQ1# (28) REQ2# (29)
BAYID1 (22) BAYID0 (22)
GNT0# (31) GNT1# (28)
GNT2# (29)
T38 T33 T34 T37
PIRQA# (31)
PIRQB# (28,31)
PIRQC# (28,31)
PIRQD# (29)
ICH_GPIO4
R178 10K
SATA_LED# (22,26)
SRC_SATA# (2)
SRC_SATA (2)
R340 24.9/F R319 *1K
AC_BITCLK AC_SYNC AC_RESET#
AC_SDIN0 AC_SDIN1 AC_SDIN2 AC_SDOUT
+3V
Place within 500mils of ICH6 ball
+3V
AC_BITCLK (23) AC_SYNC (23) AC_RESET# (23)
AC_SDIN0 (23)
T35 T41
AC_SDOUT (23)
2
R335 75
Add HDD detact
2004.09.13 Rev.C
Add Crisis SW
2004.09.13 Rev.C
1
FERR# DPRSLP# RCIN# GATEA20 PIORDY
R175 56 R174 *56 R332 10K R337 10K R188 4.7K
VCCP VCCP +3V +3V +3V
PCI Pullups
PIRQA# PIRQC# PIRQB# REQ2#
+3V
REQ4# REQ3#
SERIRQ(19,25,27,29,31)
+3V
+3V
SERIRQ
IRDY# DEVSEL# REQ1# PLOCK#
ICH_GPIO5 ICH_GPIO4
PIRQE#
+3V
RP41
6 7 8 9
10
8.2KX8
RP42
6 7 8 9
10
8.2KX8
RP48
6 7 8 9
10
8.2KX8
R521 8.2K R522 8.2K
R523 8.2K
R524 *10K
Crisis SW
R525
ICH_GPIO3
Distance between the ICH-6 M and cap on the "P" signal should be identical distance between the ICH-6 M and cap on the "N" signal for same pair.
SATA_RXN0_C SATA_RXP0_C
SATA_TXN0_C SATA_TXP0_C
SATA_RXN2_C SATA_RXP2_C
SATA_TXN2_C SATA_TXP2_C
Size Document Number Rev Custom
Date: Sheet
8.2K
C790
0.1U
C602 *3900P C603 *3900P
C336 *3900P C337 *3900P
C601 3900P C600 3900P
C771 3900P C772 3900P
Quanta Computer Inc.
ICH6(1/3)
SW7
1 2
SHORT_ PAD1
SATA_RXN0 SATA_RXP0
SATA_TXN0 SATA_TXP0
SATA_RXN2 SATA_RXP2
SATA_TXN2 SATA_TXP2
PROJECT : MA1
+3V
5 4
STOP#
3
PIRQD#
2
REQ0#
1
+3V
5
FRAME#
4
TRDY#
3
IRQ14
2 1
+3V
5
BAYID1
4
3
2
BAYID0
1
+3V
Main HDD
+3V
1: PATA 0: SATA
SATA_RXN0 (22) SATA_RXP0 (22)
SATA_TXN0 (22) SATA_TXP0 (22)
SATA_RXN2 (22) SATA_RXP2 (22)
SATA_TXN2 (22) SATA_TXP2 (22)
of
18 41Thursday, November 25, 2004
1
1A
5
VinaFix.com
D D
ICHEXP_RXN1(29) ICHEXP_RXP1(29) ICHEXP_TXN1(29)
C C
+3V
R176 10K R190 10K R177 8.2K
R328 *10K R193 10K
3VSUS
B B
A A
R572 *10K
RP39
7 8 5 6 3 4 1 2
8P4R-10K
RP40
7 8 5 6 3 4 1 2
8P4R-10K
RP38
7 8 5 6 3 4 1 2
8P4R-10K
R323 *10K R324 *10K
RST_BAY# SWAPLED THRM#
PWROK RSMRST#
SUSB#
DBR# BATLOW# SMLINK0
SCI# SWI# SMLINK1 RI#
PDAT_SMB SMBALERT# PCLK_SMB SMB_LINK_ALERT#
5
ICHEXP_TXP1(29)
3V_S5 3V_S5 3V_S5
R182 *10K
C397 *0.1U
4
U34B
USBP0+(21) USBP0-(21)
OC0#(21)
USBP2+(21) USBP2-(21)
OC2#(21)
USBP4+(33) USBP4-(33) USBP5- (22)
OC4#(33)
USBP6+(26) USBP6-(26)
CLK48_USB(2)
DMI_RXN0(5) DMI_RXP0(5)
DMI_TXN0(5) DMI_TXP0(5)
DMI_RXN1(5) DMI_RXP1(5)
DMI_TXN1(5) DMI_TXP1(5)
SRC_ICH#(2)
SRC_ICH(2)
C843 .1U/B
PCLK_SMB(2,10,29,33)
PDAT_SMB(2,10,29,33)
RI#(23)
PWROK(25)
DPRSLPVR(38)
BATLOW#(25)
DNBSWON#(25)
RSMRST#(25) IMVP_PWG(5,38)
PM_BMBUSY#(5)
SUS_STAT#(25,27)
T24
14M_ICH(2)
PCSPK(23)
T102
KBSMI#(25)
SCI#(25)
SWI#(25)
BAYON#(22)
RST_BAY#(22)
5
1 6
U18A *NC7WZ14P6X
4
USBP0+ USBP0­OC0# USBP2+ USBP2­OC2# USBP4+ USBP4­OC4# USBP6+ USBP6­OC6#
DMI_RXN0 DMI_RXP0 DMI_TXN0 DMI_TXP0
DMI_RXN1 DMI_RXP1 DMI_TXN1 DMI_TXP1
SRC_ICH# SRC_ICH
C844 .1U/B
PCLK_SMB PDAT_SMB SMBALERT#
RI# THRM# PWROK DPRSLPVR BATLOW# DNBSWON# RSMRST# IMVP_PWG PM_BMBUSY# SUS_STAT# SUSCLK
PCSPK CRT_SENSE# KBSMI# SCI# SWI# SWAPBLINK BAYON# RST_BAY#
R180 *1K
R187 *0
D21
USBP0P
C21
USBP0N
C27
OC0#
C19
USBP2P
D19
USBP2N
B26
OC2#
D17
USBP4P
E17
USBP4N
C23
OC4#/GPI9
D15
USBP6P
C15
USBP6N
C25
OC6#/GPI14
A27
CLK48
T25
DMI0_RXN
T24
DMI0_RXP
R27
DMI0_TXN
R26
DMI0_TXP
V25
DMI1_RXN
V24
DMI1_RXP
U27
DMI1_TXN
U26
DMI1_TXP
AD25
DMI_CLKN
AC25
DMI_CLKP
H25
HSIN0
H24
HSIP0
G27 G26
K25 K24
J27 J26
Y4 W5 W6
T2
AC20
AA1
AE20
V2
U1
Y3
AF21
AD19
W3 AD22
V6
E10
F8
AE19
R1
M2
R6
AB21 AD20 AD21
V3
D12 B12 D11 F13
AC5 AD5
AF4 AG4 AC9
5
3 4
U18B *NC7WZ14P6X
PCI-EXPRESS
HSON0 HSOP0
HSIN1 HSIP1 HSON1 HSOP1
SMBCLK SMBDATA SMBALERT#/GPI11
RI# THRM# PWROK DPRSLPVR/TP1 BATLOW#/TP0 PWRBTN# RSMRST# VRMPWRGD BM_BUSY#/GPIO6 SUS_STAT#/LPCPD# STP_CPU#/GPO20 SUSCLK
CLK14 SPKR GPI7 GPI8
MISC&GPIO
GPI12 GPI13 GPO19 GPO21 GPO23 GPIO24
EE_CS EE_SHCLK EE_DOUT EE_DIN
ICH6-M
RESERVED
RSMRST#
3
USB
DMI
SM&SMI
PM
LAN
3
USBP1P USBP1N
OC1# USBP3P USBP3N
OC3# USBP5P USBP5N
OC5#/GPI10
USBP7P USBP7N
OC7#/GPI15
USBRBIAS
USBRBIAS#
DMI2_RXN DMI2_RXP DMI2_TXN DMI2_TXP
DMI3_RXN DMI3_RXP DMI3_TXN DMI3_TXP
DMI_ZCOMP
DMI_IRCOMP
HSIN2
HSIP2 HSON2 HSOP2
HSIN3
HSIP3 HSON3 HSOP3
SMLINK0 SMLINK1
LINKALERET#
SLP_S3# SLP_S4# SLP_S5#
LAN_RST#
SYS_RESET#
WAKE#
MCH_SYNC#
STP_PCI#/GPO18
SERIRQ
GPIO25
SATA0GP/GPIO26
GPIO27
GPIO28 SATA1GP/GPIO29 SATA2GP/GPIO30 SATA3GP/GPIO31
GPIO33
GPIO34
LAN_RXD0 LAN_RXD1 LAN_RXD2 LAN_TXD0 LAN_TXD1 LAN_TXD2
LAN_CLK
LAN_RSTSYNC
USBP1+
B20
USBP1-
A20
OC1#
B27
USBP3+
B18
USBP3-
A18
OC3#
C26
USBP5+
A16
USBP5-
B16
OC5#
D23
USBP7+
B14
USBP7-
A14
OC7#
C24 B22 A22
DMI_RXN2
Y25
DMI_RXP2
Y24
DMI_TXN2
W27
DMI_TXP2
W26
DMI_RXN3
AB24
DMI_RXP3
AB23
DMI_TXN3
AA27
DMI_TXP3
AA26 F24
F23 M25
M24 L27 L26
P24 P23 N27 N26
SMLINK0
W4
SMLINK1
U6
SMB_LINK_ALERT#
Y5
SUSB#
T4
T5 T6
PLTRST#
V5
DBR#
U2
PCIE_WAKE#
U5
MCH_SYNC#
AG21
STP_PCI#
AC21
STP_CPU# SERIRQ
AB20
SM_EN#
P5
SATA0GP
AF17
FPBACK#
R3
DASP-ON
T3
SATA1GP
AE18
SATA2GP
AF18
SATA3GP
AG18
SWAPLED
AF20
SWAPLED1
AC18
E12 E11 C13 C12 C11 E13
F12 B11
AD9 AF8 AG8 U3
USBRBIAS
DMI_ZCOMP
T103
USBP1+ (21) USBP1- (21) OC1# (21) USBP3+ (21) USBP3- (21) OC3# (21) USBP5+ (22)
T39 T40
R322 22.6/F
DMI_RXN2 (5) DMI_RXP2 (5) DMI_TXN2 (5) DMI_TXP2 (5)
DMI_RXN3 (5) DMI_RXP3 (5) DMI_TXN3 (5) DMI_TXP3 (5)
R208 24.9/F
SUSB# (25) SUSC# (25)
T26
PLTRST# (5,11,18,27,29) DBR# (3)
PCIE_WAKE# (29)
T22
STP_PCI# (2) STP_CPU# (2,38) SERIRQ (18,25,27,29,31)
T27
FPBACK# (16) DASP-ON (22)
2
2
3VSUS
Place within 500mils of ICH-6
Place within 500mils of ICH-6
+1.5V
+3V
R185 100K
R186 10K
SWAP#
R194 10K
2
21
D10 1SS355
4
+3V
21
SWAP#
Size Document Number Rev Custom
Date: Sheet
OC4# OC5# OC6# OC7#
PCIE_WAKE#
MCH_SYNC#
R195 100K
Z1606
D11 1SS355
RP49
6 7 8 9
10
10KX8
R196 680
R338 10K
SATA0GP SATA3GP SATA2GP SATA1GP
SWAPLED
SWAPBLANK SWAPLED-591# is flash always
SWAPLED#
31
Q20 RHU002N06
+3V
+3V
5
2 1
U17 7SH32
3
31
Q23
2
RHU002N06
Quanta Computer Inc.
ICH6(2/3)
1
5
OC3#
4
OC2#
3
OC1#
2
OC0#
1
3V_S5
+3V
+3V
RP50
1
2
3
4
5
6
7
8
10KX4
SWAPLED#=0 (GLED light on)
10
1 101 0
R339 100K
SWAPBLINK
If the SWAPLED=1
FLASH
SWAPLED# (26)
SWAPLED1# (26)
200HZ-LED (25)
PROJECT : MA1
19 41Thursday, November 25, 2004
1
3VSUS
1A
of
5
VinaFix.com
4
3
2
1
L28 BLM41P600SPG
1 2
+1.5V
D D
R321 10
+5V
2 1
+3V
5V_S5
C C
B B
A A
3V_S5
+1.5V
+1.5V
+3V
3V_S5
3V_S5
3V_S5
R221 10
2 1
C401
0.1U
R327 1
C596 10U
+1.5V
C443
0.1U
D27 RB751V-40
D14 RB751V-40
C405
0.1U
5
C454
0.1U
C463
0.1U
+1.5V_PCIE
+
C399
0.1U
L29 BLM11A121S
C400
0.1U
C459
0.1U
C411
0.1U
C431
0.1U
C425 220U
C594 1U
C428 1U
+3V
V5REF_SUS
+1.5V
12
C414
0.1U
C457
0.1U
C434
0.1U
V5REF
C593
0.1U
C438
0.1U
C409
0.1U
C598
0.01U
C395
0.1U
C432
0.1U
C410
0.1U
C396
0.1U
C423
0.1U
C403
0.1U
U34C
AA22
VCC1_5_1
AA23
VCC1_5_2
AA24
VCC1_5_3
AA25
VCC1_5_4
AB25
VCC1_5_5
AB26
VCC1_5_6
AB27
VCC1_5_7
F25
VCC1_5_8
F26
VCC1_5_9
F27
VCC1_5_10
G22
VCC1_5_11
G23
VCC1_5_12
G24
VCC1_5_13
G25
VCC1_5_14
H21
VCC1_5_15
H22
VCC1_5_16
J21
VCC1_5_17
J22
VCC1_5_18
K21
VCC1_5_19
K22
VCC1_5_20
L21
VCC1_5_21
L22
VCC1_5_22
M21
VCC1_5_23
M22
VCC1_5_24
N21
VCC1_5_25
N22
VCC1_5_26
N23
VCC1_5_27
N24
VCC1_5_28
N25
VCC1_5_29
P21
VCC1_5_30
P25
VCC1_5_31
P26
VCC1_5_32
P27
VCC1_5_33
R21
VCC1_5_34
R22
VCC1_5_35
T21
VCC1_5_36
T22
VCC1_5_37
U21
VCC1_5_38
U22
VCC1_5_39
V21
VCC1_5_40
V22
VCC1_5_41
W21
VCC1_5_42
W22
VCC1_5_43
Y21
VCC1_5_44
Y22
VCC1_5_45
AA6
VCC1_5_46
AB4
VCC1_5_47
AB5
VCC1_5_48
AB6
VCC1_5_49
AC4
VCC1_5_50
AD4
VCC1_5_51
AE4
VCC1_5_52
AE5
VCC1_5_53
AF5
VCC1_5_54
AG5
VCC1_5_55
AA7
VCC1_5_56
AA8
VCC1_5_57
AA9
VCC1_5_58
AB8
VCC1_5_59
AC8
VCC1_5_60
AD8
VCC1_5_61
AE8
VCC1_5_62
AE9
VCC1_5_63
AF9
VCC1_5_64
AG9
VCC1_5_65
AC27
VCCDMIPLL
E26
VCC3_3_1
AE1
VCCSATAPLL
AG10
VCC3_3_22
A13
VCCLAN3_3/VCCSUS3_3_1
F14
VCCLAN3_3/VCCSUS3_3_2
G13
VCCLAN3_3/VCCSUS3_3_3
G14
VCCLAN3_3/VCCSUS3_3_4
A11
VCCSUS3_3_1
U4
VCCSUS3_3_2
V1
VCCSUS3_3_3
V7
VCCSUS3_3_4
W2
VCCSUS3_3_5
Y7
VCCSUS3_3_6
A17
VCCSUS3_3_7
B17
VCCSUS3_3_8
C17
VCCSUS3_3_9
F18
VCCSUS3_3_10
G17
VCCSUS3_3_11
G18
VCCSUS3_3_12
ICH6-M
4
VCC1_5_79 VCC1_5_80 VCC1_5_81 VCC1_5_82 VCC1_5_83 VCC1_5_84 VCC1_5_85 VCC1_5_86 VCC1_5_87 VCC1_5_88 VCC1_5_89 VCC1_5_90 VCC1_5_91
VCC
VCCLAN1_5/VCCSUS1_5_1 VCCLAN1_5/VCCSUS1_5_2
VCC1_5_92 VCC1_5_93 VCC1_5_94 VCC1_5_95 VCC1_5_96 VCC1_5_97 VCC1_5_98
VCC3_3_2 VCC3_3_3 VCC3_3_4 VCC3_3_5 VCC3_3_6 VCC3_3_7 VCC3_3_8
VCC3_3_9 VCC3_3_10 VCC3_3_11
VCC3_3_12 VCC3_3_13 VCC3_3_14 VCC3_3_15 VCC3_3_16 VCC3_3_17 VCC3_3_18 VCC3_3_19 VCC3_3_20 VCC3_3_21
VCCSUS1_5_1 VCCSUS1_5_2
VCCSUS1_5_3
VCC1_5_67 VCC1_5_68
VCC1_5_69 VCC1_5_70 VCC1_5_71 VCC1_5_72 VCC1_5_73 VCC1_5_74 VCC1_5_75 VCC1_5_76 VCC1_5_77 VCC1_5_78
VCC2_5_2
VCC2_5_4
V5REF1
V5REF2 V5REF_SUS VCCUSBPLL
VCCSUS3_3_20
VCCRTC
V_CPU_IO1 V_CPU_IO2 V_CPU_IO3
VCCSUS3_3_13 VCCSUS3_3_14 VCCSUS3_3_15 VCCSUS3_3_16 VCCSUS3_3_17 VCCSUS3_3_18 VCCSUS3_3_19
AA19 AA20 AA21 L11 L12 L14 L16 L17 M11 M17 P11 P17 T11 T17 U11 U12 U14 U16 U17 F9
A6 B1 E4 H1 H7 J7 L4 L7 M7 P1
AA12 AA14 AA15 AA17 AC15 AD17 AG13 AG16 AG19 AA10
G19 R7
U7 G8 D24
D25 D26 D27 E20 E21 E22 E23 E24 F20 G20
P7 AB18
A8 AA18
F21 A25
A24 AB3
G10 G11
AB22 AD26 AG23
C16 D16 E16 F15 F16 G15 G16
C437
0.1U
C464
0.1U
C413
0.1U
+1.5V
V5REF
V5REF_SUS
VCCRTC
1.5V_S5
+1.5V
C407
C450
0.1U
0.1U
C429
C442
0.1U
0.1U
C412
C406
1U
0.1U
C430
0.1U
C416
0.1U
C448
C453
0.1U
1U
C419
0.1U
3V_S5
C458
0.1U
C599
0.1U
C404
0.1U
3
+3V
C417
0.1U
C424 1U
C418
0.1U
C449
0.1U
VCCP
+3V
C408
0.01U
+3_3V_PCI
+3_3V_ICH
1.5V_S5
1.5V_S5
+1.5V
+2.5V
+1.5V
C460
0.01U
VCCRTC
C402
0.1U
C421 10U
C415 10U
2
U34D
A12 A15 A19 A21 A23 A26
AA11 AA13 AA16
AA4
AB1 AB10 AB19
AB2
AB7
AB9 AC10 AC12 AC22 AC23 AC24 AC26
AC3
AC6
AD1 AD10 AD15 AD18
AD2 AD24
AD6 AE10 AE11 AE12
AE2 AE21 AE25
AE6
AE7
AF1
AF10 AF12 AF26
AF3
AF7
AG1 AG12 AG14 AG17 AG20 AG22
AG3
AG7
B13 B15 B19 B21 B23 B24
B25 C14 C18 C20 C22
D10 D13 D14 D18 D20 D22
E14
E15
E18
E19
E25
F17
F19
F22
A1
VSS001 VSS002 VSS003 VSS004 VSS005 VSS006 VSS007
A4
VSS008
A7
VSS009
A9
VSS010 VSS011 VSS012 VSS013 VSS014 VSS015 VSS016 VSS017 VSS018 VSS019 VSS020 VSS021 VSS022 VSS023 VSS024 VSS025 VSS026 VSS027 VSS028 VSS029 VSS030 VSS031 VSS032 VSS033 VSS034 VSS035 VSS036 VSS037 VSS038 VSS039 VSS040 VSS041 VSS042 VSS043 VSS044 VSS045 VSS046 VSS047 VSS048 VSS049 VSS050 VSS051 VSS052 VSS053 VSS054 VSS055 VSS056 VSS057 VSS058 VSS059 VSS060 VSS061 VSS062 VSS063 VSS064 VSS065 VSS066 VSS067 VSS068
C4
VSS069
D1
VSS070 VSS071 VSS072 VSS073 VSS074 VSS075 VSS076
D7
VSS077 VSS078 VSS079 VSS080 VSS081 VSS082 VSS083 VSS084 VSS085
F4
VSS086
ICH6-M
GND
VSS087 VSS088 VSS089 VSS090 VSS091 VSS092 VSS093 VSS094 VSS095 VSS096 VSS097 VSS098 VSS099 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172
G1 G12 G21 G7 G9 H23 H26 H27 J23 J24 J25 J4 K1 K23 K26 K27 K7 L13 L15 L23 L24 L25 M12 M13 M14 M15 M16 M23 M26 M27 M4 N1 N11 N12 N13 N14 N15 N16 N17 N7 P12 P13 P14 P15 P16 P22 R11 R12 R13 R14 R15 R16 R17 R23 R24 R25 R4 T1 T12 T13 T14 T15 T16 T23 T26 T27 T7 U13 U15 U23 U24 U25 V23 V26 V27 V4 W1 W23 W24 W25 W7 Y23 Y26 Y27 Y6 E27
PROJECT : MA1
Quanta Computer Inc.
Size Document Number Rev
Date: Sheet
ICH6(3/3)
of
20 41Thursday, November 25, 2004
1
1ACustom
5
VinaFix.com
4
3
2
1
LEFT SIDE
40MIL 40MIL
U32
D D
5VSUS
2
VCC
3
EN1
4
EN2
1
GND
CM3512-04SN
OUT1 OUT2
OC1 OC2
7 6
8 5
USB0PWR USB1PWR
OC0# OC3#
C574 4.7U
C542 4.7U
OC0# (19) OC3# (19)
USB0PWR USBP_0­USBP_0+
12
C559 *Clamp-Diode
12
C558 *Clamp-Diode
C573
0.1U
+
C575 100U/6.3V
CN16
1 2 3 4
USB
5 6
USB-0
USBP0-(19)
USBP0+(19)
USBP3-(19)
C C
USBP3+(19)
USBP0­USBP0+
40MIL 40MIL
U26
5
2
VCC
3
EN1
4
EN2
1
GND
CM3512-04SN
5VSUS
B B
USBP1-(19)
USBP1+(19)
USBP2-(19)
USBP2+(19)
A A
EB2
2
1632090
EB5
2
1632090
7
OUT1
6
OUT2
8
OC1
5
OC2
EB1
1
A0+
2
A0-
3
B1+
4
B1-
USB2.0 C-CHOKE
90ohm@100Mhz
2
2
43 1
43 1
USB2PWR USB3PWR
OC1# OC2#
A_0+
A_0-
B_1+
B_1-
43 1
43 1
8 7 6 5
USBP_0­USBP_0+
USBP_3­USBP_3+
C537 4.7U C538 4.7U
OC1# (19) OC2# (19)
USBP_1­USBP_1+ USBP_2­USBP_2+
LEFT SIDE
USB1PWR USBP_3­USBP_3+
C544
0.1U
+
C540 100U/6.3V
CN18-1
V+ DATA_L DATA_H GND
V+ DATA_L DATA_H GND
USB_CONN
CN18-2 USB_CONN
1 2 3 4
5 6 7 8
5VSUS(26,28,31,33,35,37,38,41)
USB-1
USBP_1­USBP_1+
12
C584 *Clamp-Diode
USB-2
USBP_2­USBP_2+
12
C582 *Clamp-Diode
3
12
C545 *Clamp-Diode
12
12
C583 *Clamp-Diode
C581 *Clamp-Diode
12
C546 *Clamp-Diode
USB2PWR
C532
0.1U
USB3PWR
C585
0.1U
4
+
C528 100U
+
C586 100U
CN15
1
5
2
6 3 4
USB
SHIELD1
SHIELD2
9
10
SHIELD1
SHIELD2
11
12
2
USB-3
Size Document Number Rev Custom
Date: Sheet
USB Ports
PROJECT : MA1
Quanta Computer Inc.
21 41Thursday, November 25, 2004
1
of
1A
1
VinaFix.com
+5V
2
3
4
5
6
7
8
R110 10K
BAYON_HDD#
SW6 SWAP-SWITCH
R514 1K
3
12
1 2 3
2
2
Q3 2N7002E
U48
A B GND
NC7SZ66
BAYID1
1
VCC
Q13 DTC144EU
1 3
+3V
R510 100K
BAYSWAP
C781 1000P
SATA_LED#
D35 SW1010C
5
4
SE
SATA_LED# (18,26)
+5V
21
DASP-ON
BAYSWAP (25)
+3V
R527 10K
rev:d add
CN29
SWAP-COVER
12
3
4
ODDLED#
HDDLED# ODDLED#
BAYVCC
A A
B B
DASP-ON (19)
PDD[0..15](18)
PDDREQ(18) PDIOW#(18) PDIOR#(18) PIORDY(18)
PDDACK#(18)
IRQ14(18) PDA1(18) PDA0(18)
PDCS1#(18)
PDA2(18)
PDCS3#(18)
PDD[0..15] PDDREQ
PDIOW# PDIOR# PIORDY PDDACK# IRQ14 PDA1 PDA0 PDCS1# PDA2 PDCS3#
+5V
ODDLED#(26)
R112 10K
+5V
PDD0 PDD1 PDD2 PDD3 PDD4
PDD5 PDD6 PDD7 PDD8 PDD9
PDD10 PDD11 PDD12 PDD13 PDD14 BAYON_HDD#
PDD15 PDCS1# PDCS3# PDA0 PDA1 BAYON_HDD#
PDA2 PDIOR# PDIOW# PIORDY IRQ14
PDDREQ PDDACK# RST_BAY# ODDLED#
BAYON_HDD#
-LVBIAS
R111 22K
U10
36 48
VCC_1VCC_2
2 3 4 5 6 1
7 8
9 10 11 13
14 15 16 17 18 35
19 20 21 22 23 47
12 24
2
3
4
5
6
7
8
9 10 11
1 13
A0 A1 A2 A3 A4 NC_1
A5 A6 A7 A8 A9 NC_2
A10 A11 A12 A13 A14 BE2
A15 A16 A17 A18 A19 BE1
GND_1GND_2
PI5C16861 U9
VCC
A0 A1 A2 A3 A4
A5 A6 A7 A8 A9B0B9
/ON
GND
/VBIAS
TI6800
B0 B1 B2 B3 B4
B5 B6 B7 B8 B9
B10 B11 B12 B13 B14
B15 B16 B17 B18 B19
24 23
22
B1
21
B2
20
B3
19
B4
18
B5
17
B6
16
B7
15
B8
14 12
46 45 44 43 42
41 40 39 38 37
34 33 32 31 30
29 28 27 26 25
LPDD0 LPDD1 LPDD2 LPDD3 LPDD4
LPDD5 LPDD6 LPDD7 LPDD8 LPDD9
LPDD10 LPDD11 LPDD12 LPDD13 LPDD14
LPDD15 LPDCS1# LPDCS3# LPDA0 LPDA1
LPDA2 LPDIOR# LPDIOW# LPIORDY LIRQ14
LPDDREQ LPDDACK# LBAYRST#
LIDE_LED_1#
+5V
+5V
C768 .1U
CC0402
LEFT BAY(CD-ROM, HDD-PATA/SATA, FDD,)
C71
CDAUDL(23)
C770 .1U
CC0402
SATA_TXN2(18)
SATA_RXN2(18) SATA_RXP2(18)
SATA_TXP2(18)
C760 10U/10V
CC0805
BAYINS#(18,25)
R17 33
R474 10K
SATA_TXN2 SATA_TXP2
SATA_RXN2 SATA_RXP2
C769 .1U
CC0402
CC0402
47P
CDAUDL LBAYRST_1# LPDD7 LPDD6 LPDD5 LPDD4
LPDD3 LPDD2 LPDD1 LPDD0 LPDIOW# LPIORDY
LIRQ14 LPDA1 LPDA0 LPDCS1#
LIDE_LED_1#
BAYINS#
C767 .1U
CC0402
C70 .1U
CN26
1
1
3
3
5
5
7
7
9
9
11
11
13
13
15
15
17
17
19
19
21
21
23
23
25
25
27
27
29
29
31
31
33
33
35
35
37
37
39
39
41
41
43
43
45
45
47
47
49
49
51
51
53
53
55
55
57
57
59
59
0228-02-KNHD-60P
BAYVCC+3V
C73 .1U
CC0402
CDAUDR
2
2
CDGNDLBAYRST#
4
4
LPDD8
6
6
LPDD9
8
8
LPDD10
10
10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60
LPDD11
12 14
LPDD12
16
LPDD13
18
LPDD14
20
LPDD15
22
LPDDREQ
24
LPDIOR#
26 28
LPDDACK#
30
LPDA2
32
LPDCS3#
34
BAYID0
36
BAYID1
38
40 42 44 46 48 50 52 54 56 58 60
LBAY ID STATUS
LEFT BAYID0
BAYVCC
+3V
PDIAG USBP5+
USBP5-
LEFT BAYID1
0
C76 10U/10V
CC0805
0 11
0 1 01
CDAUDR (23)
CDGND (23)
BAYID0 (18) BAYID1 (18)
R18 470 R526 *470
USBP5+ (19) USBP5- (19)
SLAVE
BAYVCC
STATUS
HDD(PATA) HDD(SATA) CD-ROM
C C
HDD CONNECTOR
RST_BAY#(19)
D D
R127 33
HDDLED#(26)
HDD_VDD
1
B_IDE1RST# PDD7 PDD6 PDD5 PDD4 PDD3 PDD2 PDD1 PDD0
PDDREQ PDIOW# PDIOR# PIORDY PDDACK# IRQ14 PDA1 PDA0 PDCS1# HDDLED#
C303 *100P
CN23
1 2
12
3 4
34
5 6
56
7 8
78
9 10
910
11 12
11 12
13 14
13 14
15 16
15 16
17 18
17 18
19 20
19 20
21 22
21 22
23 24
23 24
25 26
25 26
27 28
27 28
29 30
29 30
31 32
31 32
33 34
33 34
35 36
35 36
37 38
37 38
39 40
39 40
41 42
41 42
43 44
43 44
FOXCONN_HH9922
2
PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
PCSEL IOCS16#
PDIAG PDA2 PDCS3#
C318 1000P
MASTER
R126 470
R123 *10K_0402
PIORDY PDDREQ IRQ14 IOCS16#
R119 *4.7K R120 *5.6K R125 *10K R124 *10K
3
C319
0.1U
2 1
BK2125HS241
HDD_VDD
C302
C308
0.1U
10U/10V
80MIL
+5VHDD_VDD
L18
+3V
SATA CONNECTOR
CN22
1
GND1
2
TXP
3
TXN
4
GND2
5
RXN
6
RXP
7
GND3
8
3.3V
9
3.3V
10
3.3V
11
GND
12
GND
13
GND
14
5V
15
5V
16
5V
17
GND
18
RSVD
19
GND
20
12V
21
12V
22
12V
*Serial ATA
4
SATA_TXP0 (18) SATA_TXN0 (18)
SATA_RXN0 (18) SATA_RXP0 (18)
+3.3VSATA
5
R130 *0
HDD_VDD
C320 *4.7U/10V
C321 *4.7U/10V
+3V
+3.3VSATA
C317 *0.1U
C87 .1U
CC0402
BAYON#(19)
6
BAY POWER CONTROL
+5V
+5V
Q7
C85
C84 .1U
CC0402
10V
BAYON#
Size Document Number Rev
Date: Sheet
C86
.1U
.1U
CC0402
CC0402
R21 100K
2
IDE (HDD&CD_ROM
7
SI4800DY
8 7
5
Z1003
Q4 DTC144EU
1 3
4
C74 .1U
CC0402
1 2 36
C756 1000P
PROJECT : MA1
Quanta Computer Inc.
22 41Thursday, November 25, 2004
8
BAYVCC
of
C755 10U/10V
CC0805
1ACustom
A
VinaFix.com
B
C
D
E
SMARTAMC-CONEXANT_20468-31
For Layout:
Place decoupling caps near the power pins of SmartAMC device.
26
CODEC POWER
L20
B: Change net from 3V to 3VSUS
MC14
0.1U_0402
MC10
0.1U_0402
MC6
0.1U_0402
MR12 249K (1%)
MU1
GND
MC5 10U/6.3V
MC15
MC16
0.1U_0402
0.1U_0402
For Layout: Close to SmartAMC device.
B: Change MR2,MR3 footprint to R0603 for EMI
SDATA_IN0 BIT_CLK0
BEEP
C328 1U
C330 1U
RC_OSC
GND
PCICRI#
+5V
MC18 150P_0402
PWRCLKP PWRCLKN
MC17 150P_0402
GND
AC_SDIN0(18)
AC_BITCLK(18)
Modified. B-Stage
DIB_DATAP PWRCLKN DIB_DATAN PWRCLKP
R218
2.2K
2
+5V
R571 10K
2
A
3VSUS3VSUS
1 3
R145 10K
Q51 DTC144EUA
1 3
15:5:15 routing , 50 mil to other signal
CN9
1
1
2
2
3
3
4
4
5
5
6
1 1
6
7
7
8
8
9
9
10
10
AMC Connector
PCICRI#(31)
LINEINPLG(33)
DIB_DATAN DIB_DATAP
AC_SDOUT(18) AC_SYNC(18)
AC_RESET#(18)
RI FUNCTION
R215 10K
2
Q27 DTC144EUA
10V
2
GND
Q26 DTC144EUA
1 3
R156 10K
Q19 DTC144EUA
1 3
MR16 0 MR15 0 MR14 0 MR13 0
MR8 33 MR6 33
MR9
MR7
*10K
*10K
1 3
LINEINPLG#
GND
MR11 *0 MR10 *0
Check this pin fumction .
RI#
RI# (19)
BRI#
2
Q25 DTC144EUA
1
1
2
2
BRI# (27,33)
LINE_INL_1LINE_INL
3
Q17 2N7002E
LINE_INR_1LINE_INR
3
Q18 2N7002E
B
LINEINL_PR1
C329
0.01U
AGND
LINEINR_PR1
C331
0.01U
AGND
1 3 4 7 8
15 16 17
20 21 22 11 12 14 45 13
RCOSC1 DIB_DATAN DIB_DATAP PWRCLKP PWRCLKN SDATA_OUT
SYNC AC_RESET#
AC_ONLY SDATA_IN0 BIT_CLK ID0# ID1# EAPD PC_BEEP DSPKOUT
R132 0
R133 0
*BK2125HM121
5
10
18
23
VDD5
VDDC18
VDDC10
VDD_CLK
<Conexant Name>
GNDC19
GND8
GNDC2
GNDC9
AVSS_CLK
AGND35
2
6
9
19
26
35
GND
AGND
33
44
AVDD33
AVDD44
MIC_IN
CD_IN_R
CD_IN_GND
CD_IN_L
LINE_IN_L
LINE_IN_R
LINE_OUT_L LINE_OUT_R
HP_OUT_L HP_OUT_R
REF_FLT
VC_SCA
VREF_SCA
MBIAS/AVDD
S_PDIF GPIO_4 GPIO_5
XTLO
XTLI
AGND41
20468-31
41
LINEINL_PR (33)
LINEINR_PR (33)
C
29 32
31 30
27 28
39 40 42 43
38 37 36
34 46 47 48 24
25
MIC
LINE_INL LINE_INR
AC97OUT_L AC97OUT_R
Ground Tie
GND
MC3
0.1U_0402
MIC_BIAS
MC4 10U/10V/V
REF_FLT VC_SCA VREF_SCA
MIC_BIAS
HPSENCE_PR (24,33) HPSENSE (24)
MR3 33 MR4 *1M
GND GND
For Layout:
Place crysta l and associated circuitry very near SmartAMC Device.
MR1 0
MR17 0
MR2 0
C345 10U/10V
RCDR
C325 10U/10V
RCDL
C339 10U/10V
CDGND1
1 2
MC12 1U/10V
1 2
MIC1 RCDR
CDGND1 RCDL
24.576MHZ
MC1 33P
AGND
MY1
MR5
+3.3VA3VSUS
AGND
3K
AGND
MC13 10U/6.3V
R141
4.7K
MIC1 (24)
AC97OUT_L (24) AC97OUT_R (24)
MC2 33P
NORMAL : LOW
PCMSPK#(31)
PCSPK(19)
R134
4.7K
R148 4.7K R137 4.7K R144 4.7K
R147
4.7K
D
MC7
0.1U_0402
1 2
+5V
U15
3
IN
C391
0.47U_0402
SOFTWARE EQ CONTROL TABLE
GPIO4 GOIO5 S/W EQ
ADJ
1
1 2
AGND
800mA (30MIL)
2
OUT
GMT_G960T63U
R168 *124
R169 0
12
LOW LOW ON
LOW HIGH OFF
HIGH LOW OFF
HIGH HIGH OFF
AGND
MC8
0.1U_0402
MC9
0.1U_0402
AGND
MC11 1U/10V
1 2
PC BEEP CONTROL
+5V
C384
0.1U_0402
53
R165 2.2K
BEEP1
4
U14 7SH86
CDAUDR (22) CDAUDL (22) CDGND (22)
Size Document Number Rev
Custom
Thursday, November 25, 2004
Date: Sheet
Quanta Computer Inc.
SMARTAMC-CONEXANT_20468-31
+3.3VA
C388
0.1U_0402
AGND
C387 1000P_0402
C380
0.47U/10V
R171 1K
BEEP2
PROJECT : MA1
23 41
E
BEEP
of
1A
1
VinaFix.com
2
3
4
5
6
7
8
R368 10K
HPSENSE (23) HPSENCE_PR (23,33)
INT. SPEAKER
R_SPK+
L34 BK1608LL121
R_SPK-
L33 BK1608LL121
L_SPK+
L32 BK1608LL121
L_SPK-
L31 BK1608LL121
AVDD
R116 *1K
R362 1K
AGND
HPSENSE
GAIN1
Modify to 10V
2004.09.13 Rev.C
10V
+3V
2
C305
0.1U
R366 10K
Q40 DTC144EUA
1 3
C304
0.1U
SPKR
SPKL
C307
0.1U
3
3
C306
0.1U
1
Q15
2
2N7002K
2
1
Q14 2N7002K
CN8
1 2 3 4
R-L-SPEAKERS
SPK_R_PR (33)
To Port-Replicator
SPK_L_PR (33)
AUDIO AMPLIFIER-MAX9755
C268
0.1U
AGND AGND
AGND
R118 *100K
C293 1U/10V C286 1U/10V
R117 *100K
AGND
21
AVDD
AVDD
C275
0.1U
R114 10K
Close to
C295 1U/10V
C1P
HPVDD
GND
GND_THM
GND_THM
911121263031
32
C1N
CPVDD
OUTR+ PVDDL
PGNDL PVDDR PGNDR
CPGND
CPVSS
VSS
MAX9755ETI
pin7
HPS HPL HPR
OUTL+
OUTL-
OUTR-
C294 1U/10V
AGND
AVDD AVDD
C285
0.1U
25158107
U11
2
INL
VDD
28
INR NC
27
NC
33
AGND GAIN1
AGND MUTE
C280 1U/10V
AGND
24
23
22
21
GND_THM GAIN_SEL GND /SHDN VBIAS
GND_THM
GND_THM
29
AGND
C626 1U/10V
Close to pin15
C278 10U/10V
AGNDAGND
HPS
20
SPKL
14
SPKR
13
L_SPK+
4
L_SPK-
5
R_SPK-
17
R_SPK+
18 6
3
AGND
16 19
C642
0.1U
AGND
C627
0.1U
AGNDAGND
D29
2 1
BAS316
C279 10U/10V
HPS_PLUGIN
C297
0.1U
AVDD
C296 10U/10V_8
L38 FBM2125HM330
+5V
A A
AC97OUT_L(23)
AC97OUT_R(23)
B B
R354 0 R358 0
VOLMUTE#(25)
D8 BAS316
GAIN1
MODE
HPSPKR MODE
0 10.5 3
9
1
+5V
U7
5
7SH32
4
2 1
3
1 2
R370 20K
C269 .1U
HPSENSE
0
C891 *0.1U
Headphone out
CN6
SPKL
C C
R367 470
SPKR SPKR_SYSSPKR1
R361 470
R364 1K
AGND AGND AGND AGND
INT. Mic
AGND
U29
1
MIC
2
MIC
MIC3 MIC2
D D
L37 BK1608LL121 L36 BK1608LL121
R369 1K
+5V
C656
0.1U
CC0402
AGND
MIC3
C643
C641
470P
470P
+5V
U6
5
VCC
1
IN_B1 IN_B0
NC7SB3157P6X
FUNCTION(COM)
COM
GND
3
SEL
SEL
SPKL_SYSSPKL1
HPSENSE
R371 10K
6 4
2
MIC_OFF MIC1
AGND
1 2 6 3 4 5
+5V
9
10
HP-JACK-GREEN
AGNDAGND
MIC1 (23)
LOW IN_B0 HIGH
1
2
IN_B1
3
4
Mic in
5
+5V
12
C663 *.1U
AGND
R385 *470
MIC2
R372 *3.9K
R373 0
6
AGND AGND
12
C657 *10U/10V
AGND
Modify the MIC to pin2
12
AGND
MIC_PIN3J
C658 *180P
MIC_OFF
Size Document Number Rev
Custom
Date: Sheet
7
CN4
1 2 6 3 4 5
MIC-JACK-PINK
Quanta Computer Inc.
AUDIO AMP & JACK
Thursday, November 25, 2004
9
10
AGND
PROJECT : MA1
24 41
8
1A
of
5
VinaFix.com
KBC-NS97551L
LDRQ#(pin 8) internal is no use
D D
3VPCU
R256 470K
C510
0.1U
C C
TPCLK(26)
TPDATA(26)
CAPSLED(26)
B B
A A
NUMLED(26)
Y3
32.768KHZ
C565 20P
+5V
642
135
591_32KX3
591_32KX3
C550
5.6P
5
LPC_DRQ0#(18,27)
RN1 10KX4
7 8
LPC_DRQ0# DRQ0#
KBSMI#(19)
+5V
R295
R293
10K
10K
R275 20M
R279 120K
LAN_POWER(41)
DNBSWON#(19)
BAYSWAP(22)
SUSC#(19)
PCICGRST#(31)
VOLMUTE#(24)
S5_ON(34,41) SUSON(34,41) MAINON(34,35,36,39,41)
RSMRST#(19)
PWROK(19)
+3V
LFRAME#/FWH4(18,27,29)
KBSMI#
HWPG(34,35,36,37,38) SWI#(19)
VRON(35,38,41)
R248 1K
R255 *0
SERIRQ(18,19,27,29,31)
LAD0/FWH0(18,27,29) LAD1/FWH1(18,27,29) LAD2/FWH2(18,27,29) LAD3/FWH3(18,27,29)
PCLK_591(2)
SCI#(19)
GATEA20(18)
RCIN#(18)
MY10(26) MY11(26) MY12(26) MY13(26) MY14(26) MY15(26)
T53 T60 T54 T58
2 1
T62
MX0(26) MX1(26) MX2(26) MX3(26) MX4(26) MX5(26) MX6(26) MX7(26)
MY0(26) MY1(26) MY2(26) MY3(26) MY4(26) MY5(26) MY6(26) MY7(26) MY8(26) MY9(26)
2 1
T45 T47
SERIRQ
DRQ0# LFRAME#/FWH4 LAD0/FWH0 LAD1/FWH1 LAD2/FWH2 LAD3/FWH3 PCLK_591 591RESET# KBSMI#591
SCI#
GATEA20 RCIN#
MX0 MX1 MX2 MX3 MX4 MX5 MX6 MX7
MY0 MY1 MY2 MY3 MY4 MY5 MY6 MY7 MY8 MY9 MY10 MY11 MY12 MY13 MY14 MY15
MSCLK MSDATA KPCLK KPDATA
591_32KX1 591_32KX2
BAYSWAP HWPG
D23
SW1010C
2 1
D16 SW1010C
2 1
D18 SW1010C
4
+3V
SWI#2
D19
2 1
SW1010C
TINT-
PCICGRST#
CS# 591SEL1# 591CLK
PC97551VPC
4
3VPCU
L26 SBK160808T-121
21
C539
C564
C511
0.1U
U28
7
SERIRQ
8
LDRQ
9
LFRAME
15
LAD0
14
LAD1
13
LAD2
10
LAD3
18
LCLK
19
LREST
22
SMI
23
PWUREQ
31
IOPD3/ECSCI
5
GA20/IOPB5
6
KBRST/IOPB6
71
KBSIN0
72
KBSIN1
73
KBSIN2
74
KBSIN3
77
KBSIN4
78
KBSIN5
79
KBSIN6
80
KBSIN7
49
KBSOUT0
50
KBSOUT1
51
KBSOUT2
52
KBSOUT3
53
KBSOUT4
56
KBSOUT5
57
KBSOUT6
58
KBSOUT7
59
KBSOUT8
60
KBSOUT9
61
KBSOUT10
64
KBSOUT11
65
KBSOUT12
66
KBSOUT13
67
KBSOUT14
68
KBSOUT15
105
TINT
106
TCK
107
TDO
108
TDI
109
TMS
110
PSCLK1/IOPF0
111
PSDAT1/IOPF1
114
PSCLK2/IOPF2
115
PSDAT2/IOPF3
116
PSCLK3/IOPF4
117
PSDAT3/IOPF5
118
PSCLK4/IOPF6
119
PSDAT4/IOPF7
158
32KX1/32KCLKOUT
160
32KX2
163445
VDD
0.1U
123
136
157
VCC1
VCC2
VCC3
VCC4
Host interface
Key matrix scan
PORT-E
JTAG debug port
PS2 interfac e
95
166
VCC5
VCC6
AD Input
DA output
PWM or PORT-A
PORT-B
PORT-C
PORT-D-1
IOPE7/CLKRUN/EXWINT46
PORT-H
PORT-I
AVCC
IOPC4/TB1/EXWINT22 IOPC6/TB2/EXWINT23
IOPE6/LPCPD/EXWIN45
PORT-J-1
62
IOPJ2/BST0
63
IOPJ3/BST1
69
IOPJ4/BST2
70
IOPJ5/PFS
75
IOPJ6/PLI
76 143
IOPJ7/BRKL_RSTO
148
IOPM0/D8
149
IOPM1/D9
155
IOPM2/D10
156
IOPM3/D11
173 174
27 28
47
3 4
IOPM4/D12 IOPM5/D13 IOPM6/D14 IOPM7/D15
SEL0 SEL1 CLK
PORT-M
GND1
173546
GND2
PORTJ-2
GND3
GND4
122
159
GND5
PORT-D-2
PORT-K
PORT-L
AGND
GND6
167
NC1
GND7
96
137
AGND_591
R286 10
11
122021858691929798
R273 0
0.1U
POP FOR 97551
161
VBAT
IOPE0AD4 IOPE1/AD5 IOPE2/AD6 IOPE3/AD7
DP/AD8 DN/AD9
IOPA0/PWM0 IOPA1/PWM1 IOPA2/PWM2 IOPA3/PWM3 IOPA4/PWM4 IOPA5/PWM5 IOPA6/PWM6 IOPA7/PWM7
IOPB0/URXD IOPB1/UTXD
IOPB2/USCLK
IOPB3/SCL1
IOPB4/SDA1
IOPB7/RING/PFAIL
IOPC0
IOPC1/SCL2
IOPC2/SDA2
IOPC3/TA1 IOPC5/TA2
IOPC7/CLKOUT
IOPD0/RI1/EXWINT20 IOPD1/RI2/EXWINT21
IOPD2/EXWINT24
IOPE4/SWIN
IOPE5/EXWINT40
IOPH0/A0/ENV0
IOPH1/A1/ENV1 IOPH2/A2/BADDR0 IOPH3/A3/BADDR1
IOPH4/A4/TRIS
IOPH5/A5/SHBM
IOPH6/A6 IOPH7/A7
IOPI0/D0 IOPI1/D1 IOPI2/D2 IOPI3/D3 IOPI4/D4 IOPI5/D5 IOPI6/D6 IOPI7/D7
IOPJ0/RD
IOPJ1/WR0
SELIO IOPD4
IOPD5 IOPD6 IOPD7
IOPK0/A8
IOPK1/A9 IOPK2/A10 IOPK3/A11 IOPK4/A12
IOPK5/A13/BE0 IOPK6/A14/BE1
IOPK7/A15/CBRD
IOPL0/A16 IOPL1/A17 IOPL2/A18 IOPL3/A19
IOPL4/WR1
NC2
NC3
NC4
NC5
NC6
NC7
NC8
NC9
C509 1U/16V
AD0 AD1 AD2 AD3
DA0 DA1 DA2 DA3
NC10
3
81 82 83 84 87 88 89 90 93 94
99 100 101 102
32 33 36 37 38 39 40 43
153 154 162 163 164 165
168 169 170 171 172 175 176 1
26 29 30
2 44 24 25
124 125 126 127 128 131 132 133
138 139 140 141 144 145 146 147
150 151
152 41
42 54 55
142 135 134 130 129 121 120
113 112 104 103 48
3
TEMP_MBAT MBATV TEMP_ABAT ABATV BAYINS# LITGHT_SENSE KBC_NC01 KBC_NC02 KBC_TP_11 KBC_TP_12
R289 0
200HZ-LED VFAN_1 RF_OFF# MY16
MY17 MBATLED1
MBATLED0 PWR_LED MBCLK MBDATA PCIRST#
R269 *10K
BATLOW# ABCLK ABDATA FANSIG_1
PWM_INV 6648_ALERT# SUSB#
ACIN MXLID#
NBSWON# PR_INSERT# LPCPD# CLKRUN#
ENV0 ENV1 BADDR0 BADDR1 TRIS SHBM A6 A7
D0 D1 D2 D3 D4 D5 D6 D7
RD# WR#
SELIO# M/A#
CELL_SLT D/C# BL/C#
A8 A9 A10 A11 A12 A13 A14 A15
A16 A17 A18 A19 WR1#
CC-SET
ADREF
R257 *0
T61
M/A# (40) CELL_SLT (39) D/C# (39,40) BL/C# (39,40)
T44
Pin 103 internal is "A19",Can't use to GPIO
THCLK_SMB(3,11) THDAT_SMB(3,11)
T50 T52 T51 T57 T56
T59 T55
T63
T64
T66
Modify the RF_OFF#
THCLK_SMB THDAT_SMB
TEMP_MBAT (40) MBATV (40) TEMP_ABAT (40) ABATV (40) BAYINS# (18,22)
CC-SET (39)
200HZ-LED (19) VFAN_1 (26) RF_OFF# (28)
MBATLED1 (26) MBATLED0 (26) PWR_LED (26) MBCLK (40) MBDATA (40) PCIRST# (18,28,29,31)
BATLOW# (19) ABCLK (3,40) ABDATA (3,40) FANSIG_1 (26)
PWM_INV (16)
6648_ALERT# (3) SUSB# (19)
ACIN (39)
MXLID# (16)
NBSWON# (33) PR_INSERT# (17,33)
SUS_STAT# (19,27)
CLKRUN# (18,27,28,31)
CS# RD# WR#
2
C508
C523
0.1U
0.1U
Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.
U23
6
SCL
A0
5
SDA
A1 A2
7
VCC
WP
GND
*NM24C02-WMN6T
HWPG
PR_INSERT#
ABCLK ABDATA
MY16 MY17
Modify the PWM_INV
U25
12
A0
11
A1
10
A2
9
A3
8
A4
7
A5
6
A6
5
A7
27
A8
26
A9
23
A10
25
A11
4
A12
28
A13
29
A14
3
A15
2
A16
30
A17
22
CE#
24
OE#
31
WE#
PLCC32
13
D0
14
D1
15
D2
17
D3
18
D4
19
D5
20
D6
21
D7
1
VPP
32
VCC
16
GND
2
C525
0.1U
1 2 3
8 4
R274 10KD17 SW1010C
R253 10K
R251 10K R249 10K
R569 10K R570 10K
NBSWON#
D0 D1 D2 D3 D4 D5 D6 D7
A18
C488
0.1U
3VPCU
3VPCU
1
3VPCU
KBSMI#
ENV1
BADDR0
BADDR1
TINT-
SHBM
SHBM=1: Enable shared memory with host BIOS
BADDR1-0 Index Data
010 0 1110
MBCLK MBDATA
LPCPD# 6648_ALERT#
POWER SWITCH
+3V
3VPCU
C553
0.1U
C526
*0.1U
+3V
3VPCU
3VPCU
3VPCU
R305 10K
C579
0.1U
R250 10K
R296 10K
R300 *10K
R297 *10K
R290 10K
R294 10K
I/O Address
4E 4F
(HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1
R272 10K R270 10K
R258 10K R254 *10K
SW3
12
6
354
SWITCH
Reserved
3VPCU
3VPCU
8Mbit (1M Byte), TSSOP40
ENV0 ENV1 BADDR0 BADDR1 TRIS SHBM A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19
CS# RD# WR#
Size Document Number Rev Custom
Date: Sheet
U24
21
A0
20
A1
19
A2
18
A3
17
A4
16
A5
15
A6
14
A7
8
A8
7
A9
36
A10
6
A11
5
A12
4
A13
3
A14
2
A15
1
A16
40
A17
13
A18
37
A19
22
CE#
24
OE#
9
WE#
*ST Micro M29W008AB/AMD-29LV081B/SST39VF080
RESET#/NC
RY/BY#/NC
VCC VCC
GND GND
25
D0
26
D1
27
D2
28
D3
32
D4
33
D5
34
D6
35
D7
10 12 29
NC1
38
NC2
11
NC3
31 30
23 39
PROJECT : MA1
Quanta Computer Inc.
KBC-PC87551VPC
1
2F2E
D0 D1 D2 D3 D4 D5 D6 D7
R236 0
C487
0.1U
25 41Thursday, November 25, 2004
Add R236
3VPCU
C489
0.1U
of
3VPCU
1A
A
VinaFix.com
B
C
D
E
FAN OUT PWM CONNECTOR
WIRELESS LED
20 mil
5VFAN1
VFAN_1(25)
+5V
FANSIG_1(25)
CN13
5 4 3 2 1
Finger Printer
L1 0-0805
R1 4.7K
4 4
+5V
+
C2 10U-1206C10.1U
FINGER PRINT
3 3
3VSUS
USBP6+(19)
USBP6-(19)
5VSUS
KEYBOARD
CN5
1 2 3 4 5 6 7
3VPCU
MY8 MY15 MY14
KEYBOARD
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
RP59
10
9 8 7 4
10KX8
2 2
1 1
MY0 MY1 MY2 MX0 MX1 MX2 MX3 MY3 MY4 MX4 MX5 MX6 MX7 MY5 MY6 MY7 MY8 MY9 MY10 MY11 MY12 MY13 MY14 MY15
MY10
1
MY11MY9
2
MY12
3
MY13
56
3VPCU 3VPCU
A
MY0 (25) MY1 (25) MY2 (25) MX0 (25) MX1 (25) MX2 (25) MX3 (25) MY3 (25) MY4 (25) MX4 (25) MX5 (25) MX6 (25) MX7 (25) MY5 (25) MY6 (25) MY7 (25) MY8 (25) MY9 (25) MY10 (25) MY11 (25) MY12 (25) MY13 (25) MY14 (25) MY15 (25)
3VPCU
RP60
10
MY1 MY3
9
MY0
8
MY7
7 4
MY6
10KX8
MY2
1 2
MY4
3
MY5
56
MY5 (25)
CN28
4 3 2 1
FAN
TRACK POINT
CP1 220PX4
1
2
3
4
5
6
7 8
CP2 220PX4
1
2
3
4
5
6
7 8
CP3 220PX4
1
2
3
4
5
6
7 8
CP6 220PX4
1
2
3
4
5
6
7 8
CP5 220PX4
1
2
3
4
5
6
7 8
CP4 220PX4
1
2
3
4
5
6
7 8
B
MY12 MY13 MY14 MY15
MY8 MY9 MY10 MY11
MX7 MY5 MY6 MY7
MY0 MY1 MY2 MX0
MX1 MX2 MX3 MY3
MY4 MX4 MX5 MX6
TS_CLK TS_DAT
+5V
CN3
8 7
Changed the pin define
6 5
2004.09.13 Rev.C
4 3 2 1
TRACK POINT
1
12
DFHS12FS238
+5V
TPDATA(25)
TPCLK(25)
RF_OFF#
TOUCHPAD
TP_L
TP_R
L41
12 MIL
L42 FCM1608K221 L43 FCM1608K221
HI0805Q310R
C
RF_LINK(28)
RF_OFF#
R6 1K
C54
0.1U
R85 1K
C131
0.1U
5VTP
C675 *10P
Changed the footprint
2004.09.13 Rev.C
R94 330
2
1 3
RV1 *VARISTOR
RV2 *VARISTOR
C670 0.1U
TPDATA-1 TPCLK-1
C685 *10P
E: Change the PN and footprint from DFHS12FS203 to DFHS12FS238.
WL_A#
Q34 *DTC144EUA
TP_L TS_DAT TS_CLK TP_R
D7 LED
WL_A#
SW1
12
6
354
SWITCH
SW2
12
6
354
SWITCH
TOUCH PAD 12P
CN2
12 11 10 9 8 7 6 5 4 3 2 1
D
HDDLED#(22)
SATA_LED#(18,22)
SWAPLED1#(19)
ODDLED#(22)
SWAPLED#(19)
NUMLED(25)
CAPSLED(25)
MBATLED0(25) MBATLED1(25)
PWR_LED(25)
Size Document Number Rev Custom
Date: Sheet
R10 *0
D34 1SS355
21
D33 1SS355
21
2
1 3
1 3
2
R567 220 R568 220
D21 LED
D24 LED
D22 LED
Q11 DTC144EUA
Q10 DTC144EUA
K/B & FAN & LED & SW
D2 LED
Changed the footprint
2004.09.13 Rev.C
LED RED/BLUE
Changed the footprint
2004.09.13 Rev.C
D5 LED
D3 LED
GREEN
2 1
RED
L-3WEGC-6.6LSF5
D6 L-934GC-6.6LSF5
R276 330
R288 330
R277 330
PROJECT : MA1
Quanta Computer Inc.
R9 330
D1
R516 470 R515 75
R80 330
R29 330
D4
3
R93 330
21
26 41Thursday, November 25, 2004
E
+5V
+5V
3VPCU
+3V
+3V
+3V
1A
of
LED INDIACTOR
A
VinaFix.com
SUPER I/O - PC87383
LFRAME#/FWH4(18,25,29)
PRINT PORT
PD[0..7](33)
PAD3 FDBF1006
1
1
PAD2 FDBF1006
1
1
PAD24 FDMK1004
1
1
AGND AGND
LAD0/FWH0(18,25,29) LAD1/FWH1(18,25,29) LAD2/FWH2(18,25,29) LAD3/FWH3(18,25,29)
LPC_DRQ0#(18,25)
PCLK_SIO(2)
PLTRST#(5,11,18,19,29)
SERIRQ(18,19,25,29,31)
CLKRUN#(18,25,28,31)
ERROR#(33)
INIT#(33)
BUSY(33)
AFD#(33) ACK#(33)
STRB#(33)
SLIN#(33)
SLCT(33)
PE(33)
PD[0..7]
PAD8 FDMK1004
1
PAD28 FDMK1004
1
PAD12 FDMK1004
1
4 4
+3V
12
R341 10K
SUS_STAT#(19,25)
PCLK_SIO
R342
3 3
2 2
1 1
*33
12
C605 *22P
+5V
RP51
10
PD3
9
SLIN#
8
PD2 PD7
7 4
INIT#
10P8R-4.7K
+5V
RP52
10
PD1
9
ERROR#
8
PD0
7 4
AFD#
10P8R-4.7K
PAD26
PAD4
FDMK1004
FDBF1006
1
PAD34
PAD35
FDBF1006
FDBF1006
1
PAD19
PAD23
*FDBF1006
FDMK1004
1
A
D28 SW1010C
1 2 3
56
ACK#
1
BUSY
2
PE
3
SLCT
56
PAD32 FDBF1006
1
PAD31 FDBF1006
1
PAD36 FDMK1004
1
21
PD4 PD5 PD6
+5V
+5V
PAD29
PAD22
FDBF1006
FDMK1004
1
1
PAD30
PAD10
FDBF1006
1
PAD1 FDBF1006
1
FDBF1006
PAD27 FDMK1004
1
1
LAD0/FWH0 LAD1/FWH1 LAD2/FWH2 LAD3/FWH3 PCLK_SIO LPC_DRQ0# LFRAME#/FWH4 PLTRST# SERIRQ SUS_STAT_1# CLKRUN#
INIT#
ERROR#
BUSY AFD# ACK# STRB# SLIN# SLCT PE
PAD18 FDBF1006
1
PAD11 FDBF1006
1
PAD20 FDEF5002
1
B
PAD15 FDBF1006
1
PAD6 FDBF1006
1
PAD21 FDEF5002
1
B
PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0
42 46 51 53 33
38 35 36 29 27
56 54 26 57 28 14 55 24 25 30 34 37 39
43 50 52
PAD14 FDBF1006
1
PAD13 FDBF1006
1
PAD25 FDEF5002
1
U13
LAD0 LAD1 LAD2 LAD3 LCLK
LFRAME LRESET SERIRQ LPCPD/GPIO21 CLKRUN/GPO22
INIT ERR BUSY_WAIT AFD_DSTRB/TRIS ACK/GPO24 STB_WRITE/TEST SLIN_ASTRB SLCT PE PD7/PGIO23 PD6 PD5 PD4
6
PD3 PD2 PD1 PD0
PAD7 FDBF1006
1
PAD17 FDBF1006
1
PAD33 FDEF5002
1
18
NC
PAD9 FDBF1006
1
PAD16 FDBF1006
1
PAD5 FDBF1006
1
2
17
NC
VSS
VSS
123144
PAD44 FDBF1006
1
NC
NC
VSS
VCORF
13
C606
0.1U_0402
1
fordadd
113245
VDD
VDD
NCNCNC
474849
C
C612
0.1U_0402
VDD
IRRX2_IRSL0/GPIO17
CTS1/GPIO11 DCD1/GPIO16 DSR1/GPIO15
RTS1/GPIO13
SIN1/GPIO14
SOUT1/GPIO12
RI1/GPIO10
DTR1_BOUT1/BADDR
NC
PC87383
64
HOLE6 H-S354D118P2
1
HOLE17 H-C315D118P2
1
HOLE1 H-S354D118P2
1
HOLE2 H-S354D118P2
1
C
C374
0.1U_0402
GPIO00 GPIO01 GPIO02 GPIO20 GPIO03 GPIO04LDRQ/XOR_OUT GPIO05 GPIO06 GPIO07
CLKIN
IRRX1
IRTX
HOLE12 H-C315D118P2
1
HOLE10 H-C315D118P2
1
HOLE3 H-C217D142P2
1
HOLE20 H-S354D118P2
1
+3V
15 16 19 23 20 2122 40 7 41
58
8 9 10
3 59 60 62 61 63 5 4
HOLE16 H-C315D118P2
HOLE13 H-C315D118P2
HOLE5 H-C217D142P2
HOLE22 H-R413X354D118P2
C356 10U/6.3V
14M_SIO
-MCTS1
-MDCD1
-MDSR1
-MRTS1 MRXD1
BRI#
-MDTR1
1
1
1
1
14M_SIO (2)
R344 *10K
HOLE19 H-C315D118P2
1
HOLE11 H-C315D118P2
1
HOLE18 H-C217D142P2
1
-MCTS1 (33)
-MDCD1 (33)
-MDSR1 (33)
-MRTS1 (33) MRXD1 (33) M_TXD1 (33) BRI# (23,33)
-MDTR1 (33)
SET ADDRESS For PC87383 Use
164E ~ 164F
HOLE23 HOLE-D118-MA1
1
HOLE4 H-C315D118P2
1
HOLE14 H-C217D142P2
1
HOLE15 H-TC314BR394X433P2
1
D
HOLE8 H-TC236BS315D118P2
1
HOLE21 H-R413X354D118P2
1
HOLE9 H-C217D142I182P2
1
D
E
+3V
12
R343 10K
RN2 10KX4
6 4 2
R346 10K
PAD39
PAD40
EMIPAD256X118
FDBF1006
1
+3V
78 5 3 1
PAD41
PAD42
FDBF1006
1
EMIPAD256X118
1
PAD37 FDBF1006
1
PAD45 FDBF1006
1
BRI#M_TXD1
-MRTS1
-MDSR1
-MDCD1
-MCTS1 M_TXD1
PAD38 FDBF1006
1
fordadd
Size Document Number Rev Custom
Date: Sheet
SUPER I/O - PC87383
PROJECT : MA1
Quanta Computer Inc.
E
32
PAD43 FDBF1006
1
1
27 41Thursday, November 25, 2004
1A
of
1
VinaFix.com
2
3
AD[0..31]
AD[0..31] (18,29,31)
4
5
6
7
8
ID Select : AD20
TYPE III MINI PCI SOCKET
+3V
A A
R267 10K
RF_LINK(26)
RF_OFF#(25)
B B
C C
D20 SW1010C
PIRQC#(18,31)
REQ1#(18)
C/BE3#(18,29,31)
C/BE2#(18,29,31)
IRDY#(18,29,31)
CLKRUN#(18,25,27,31)
SERR#(18,29,31)
PERR#(18,29,31) DEVSEL# (18,29,31)
C/BE1#(18,29,31)
T49
+5V
5VSUS
21
PCLK_MINI
PIRQC#
REQ1# AD31
AD29 AD27
AD25 C/BE3#
AD23 AD21
AD19 AD17
C/BE2# IRDY#
SERR# PERR#
C/BE1# AD14
AD12 AD10
AD8 AD7
AD5 AD3 AD1
CN20
MINI-PCI
RINGTIP
8PMJ-18PMJ-3 8PMJ-28PMJ-6 8PMJ-48PMJ-7 8PMJ-58PMJ-8
LED2_YELPLED1_GRNP
LED2_YELNLED1_GRNN
RESERVEDCHSGND
5VINTB#
INTA#3.3V
RESERVEDRESERVED
3.3VAUXGROUND RST#CLK
3.3VGROUND
GNT#REQ#
GROUND3.3V
PME#AD31
RESERVEDAD29
AD30GROUND
3.3VAD27 AD28AD25 AD26RESERVED AD24C/BE3#
IDSELAD23
GROUNDGROUND
AD22AD21 AD20AD19
PARGROUND AD18AD17 AD16C/BE2#
GROUNDIRDY#
FRAME#3.3V
TRDY#CLKRUN# STOP#SERR#
3.3VGROUND DEVSEL#PERR# GROUNDC/BE1#
AD15AD14 AD13GROUND AD11AD12
GROUNDAD10
AD9GROUND
C/BE0#AD8
3.3VAD7
AD63.3V AD4AD5 AD2RESERVED
AD0AD3 RESERVED5V RESERVEDAD1
GROUNDGROUND
M66ENAC_SYNC
AC_SDATA_OUTAC_SDATA_IN
AC_CODEC_ID0#AC_BIT_CLK
AC_RESET#AC_CODEC_ID1#
RESERVEDMOD_AUDIO_MON
GROUNDAUDIO_GND
SYS_AUDIO_INSYS_AUDIO_OUT
SYS_AUDIO_IN GNDSYS_AUDIO_OUT GND
AUDIO_GNDAUDIO_GND
MCPIACT#RESERVED
3.3VAUXVCC5A
+3V
21
43 65 87 109 1211 1413 1615 1817 2019 2221 2423 2625 2827 3029 3231 3433 3635 3837 4039 4241 4443 4645 4847 5049 5251 5453 5655 5857 6059 6261 6463 6665 6867 7069 7271 7473 7675 7877 8079 8281 8483 8685 8887 9089 9291 9493 9695 9897 10099 102101
Z1701
104103 106105 108107 110109 112111 114113 116115 118117 120119 122121 124123
Interrupt Pin : PIRQB# , PIRQC# Request indicates : REQ1# Grant indicates : GNT1#
WL_A#
PIRQB#
PCIRST# GNT1#
AD30 AD28
AD26 AD24
AD22 AD20 PAR AD18 AD16
FRAME# TRDY#CLKRUN# STOP#
DEVSEL# AD15
AD13 AD11
AD9 C/BE0#
AD6 AD4 AD2 AD0
R209 10K
R199 10K
+5V
PIRQB# (18,31)
T48
3VSUS
PCIRST# (18,25,29,31)PCLK_MINI(2) GNT1# (18)
MINIPCI_PME#
R235 680
PAR (18,29,31)
FRAME# (18,29,31) STOP# (18,29,31)
C/BE0# (18,29,31)
WL_A# (26)
AD20
TRDY# (18,29,31)
3VSUS
+3V
C461
C473
0.1U
*0.1U
+5V
C521
C456
0.1U
*0.1U
3VSUS
C520
C512
0.1U
*0.1U
3VSUS 3VSUS
R259 10K
1
2
C477 *0.1U
C451 *10U
C505 *0.1U
3
Q32 2N7002E
C494
C462
*0.1U
*10U
ICH_PME#MINIPCI_PME#
ICH_PME# (18,29,31)
D D
Size Document Number Rev B
1
2
3
4
5
6
Date: Sheet
7
PROJECT : MA1
Quanta Computer Inc.
MINI PCI Socket & MDC
of
28 41Thursday, November 25, 2004
8
1A
5
VinaFix.com
4
3
2
1
+3V
+
C801
C802
AD[0..31](18,28,31)
.01U/B
PIRQD#(18)
1 2
C803 .01U/B
10mils
AVDDL
C819
4.7U/10V
GPHY_PLLVDD
C821
4.7U/10V
PCIE_PLLVDD
C823
4.7U/10V
PCIE_SDS_VDD
C825
4.7U/10V
PDAT_SMB(2,10,19,33) PCLK_SMB(2,10,19,33)
R558 1.24K/F
Y6
25MHz R562
200
10U
D D
ID Select : AD16 Interrupt Pin : PIRQD# Request indicates : REQ2# Grant indicates : GNT2#
1.2V_LAN
L56
1 2
BLM11A601S
L57
1 2
BLM11A601S
L58
AD16
C837
27P
C838
27P
1 2
BLM11A601S
L59
1 2
BLM11A601S
R553 100
CLK_LAN_X2
C C
ID Select : AD16 Interrupt Pin : PIRQD# Request indicates : REQ2# Grant indicates : GNT2#
B B
A A
5
AD[0..31]
C/BE0#(18,28,31) C/BE1#(18,28,31) C/BE2#(18,28,31) C/BE3#(18,28,31)
DEVSEL#(18,28,31) FRAME#(18,28,31) GNT2#(18) REQ2#(18)
PCLK_LAN(2)
TRDY#(18,28,31) IRDY#(18,28,31)
STOP#(18,28,31) PAR(18,28,31)
CLK_LAN_X1
R_CLK_LAN_X2
C805
C804
.01U/B
.01U/B
1.2V_LAN
C820 .1U/B
10mils
C822 .1U/B
10mils
C824 .1U/B
10mils
C826 .1U/B
TP83
R552 0/B
FOR 5705E
LAN_RDAC
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
K8 K7 K6 K5 K4
J10
J5 J4 G4
F10
F5
E10
E9 E8 E7 E6 E5 B8
F13 F12
G14
M8
M6
M7 N7 P7 P5 N5 M5 P4 N4 P3 N3 N2 M1 M2 M3 L1 L2 K1 E3 D1 D2 D3 C1 B1 B2 D4 A5 B5 B6 C6 C7 C8 C9
M4 L3 F3 C4
H3 F2 J3 C3 H4 A3 G3 F1 H2 H1 J1 A4
D9
D10 A10
P12 N12
VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
AVDDL AVDDL
GPHY_PLLVDD
PCIE_PLLVDD
PCIE_SDS_VDD
NC/AD0 NC/AD1 NC/AD2 NC/AD3 NC/AD4 NC/AD5 NC/AD6 NC/AD7 NC/AD8 NC/AD9 NC/AD10 NC/AD11 NC/AD12 NC/AD13 NC/AD14 NC/AD15 NC/AD16 NC/AD17 NC/AD18 NC/AD19 NC/AD20 NC/AD21 NC/AD22 NC/AD23 NC/AD24 NC/AD25 NC/AD26 NC/AD27 NC/AD28 NC/AD29 NC/AD30 NC/AD31
NC/CBE0# NC/CBE1# NC/CBE2# NC/CBE3#
NC/DEVSEL# NC/FRAME# NC/GNT# NC/REQ# NC/CLKRUN# NC/PCI_CLK NC/TRDY# NC/IRDY# NC/INTA# NC/STOP# NC/PAR NC/IDSEL
SMB_DATA SMB_CLK
RDAC
XTALI XTALO
4
+3V
R564 *0
A7B3C5E1E4G1K3L4P2
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
VDDIO_PCI
BCM5751
15mm x 15mm
VSS
VSS
VSS
VSS
VSS
VSS
VSS
BCM4401 is for 10/100(1.8) BCM5702 is for giga BCM5705M is for giga cost-down(12)
VSS
B12E2F6F7F8
B7
VSS
F9B4G5G6G7G8G9
LANVCC
FOR 5705EFOR 5751
R565 0
D11
G11
P1G2A1
K12
M12
VDDIO
VDDIO
VESD1
VESD2
VESD3
WOL_VAUX
U49
BGA196
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
G10H5H6H7H8H9H10J6J7J8J9K2N1N9P9
VDDIO
VSS
VSS
A14
BIASVDD
VSS
VSS
VSS
VSS
L52
1 2
BLM11A601S
C806 .47U
1 2
VDDP VDDP VDDP
XTALVDD
AVDD
AVDD
TRD3-
TRD3+
TRD2-
TRD2+
TRD1-
TRD1+
TRD0-
TRD0+
GPIO0 GPIO1 GPIO2
PCIE_TST/NC
LINKLED#
SPD100LED# SPD1000LED# TRAFFICLED#
ATTN_IND#/PERR#
ATTN_BTTN#/SERR#
SCLK
EEDATA
EECLK
REGSUP25
REGCTL25/NC
REGOUT25
VAUX33/VAUX25
REGCTL12
REGSEN12
LOW_PWR BSAFE_GPIO3/NC BSAFE_GPIO4/NC
EXPORT#/NC
SERIRQ/NC
LCLK/NC LRESET#/NC LFRAME#/NC
LAD3/NC
LAD2/NC
LAD1/NC
LAD0/NC
REFCLK_SEL/TP1
REFCLK-/DC
REFCLK+/DC
PERST#/PCI_RST#
WAKE#/PME# PCIE_RXDN/DC PCIE_RXDP/DC PCIE_TXDN/DC PCIE_TXDP/DC
VAUXPRSNT
WOL_INRSH
VAUX_ON#
VMAIN_ON#
TRST#
VSS
VSS
VSS
SI
SO
CS#
TCK
TDI
TDO
TMS
3
2.5V_LAN
A8 D5 P13
XTALVDD
H14
AVDD_A13
A13
AVDD_A13
F14
E14 E13
D14 D13
C14 C13
B14 B13
G12 H13 G13
D8
A11 B11 A12 B10
J2
ATTN_BTTN#
A2
EESCLK
E11
EESI
E12
EESO
F11
EECS#
C12
L10 K11
L14 L13 M14
VAUX33_VAUX25
K14
REGCTL12
J13
REGSEN12
J14
L6 J11 N13
R566 *4.7K/B
L9
SERIRQ
L8
PCLK_LAN
K10
PLTRST#
M9
LFRAME#/FWH4
H11
LAD3/FWH3
L5
LAD2/FWH2
K9
LAD1/FWH1
L11
LAD0/FWH0
M11 F4
-LANCLK
P8
+LANCLK
N8
PERST#PCI_RST#
C2
WAKE#PME#
A6 N10 P10
PETN
P6
PETP
N6
J12 P14 M13 N14
BCM_TRST#
D12 D7 H12 D6
R559 *4.7K/B
C11
C807 .1U/B
2.5V_LAN
L54
1 2
BLM11A601S
C813 .47U
1 2
L55
1 2
BLM11A601S
12
C818 .47U
FOR 5751
R536 *4.7K/B
2 8 1 4
FOR 5751 TPM FUNCTION
C835 .1U/B
C836 .1U/B
R556 4.7K/B
FOR 57051
C808 .1U/B
R539 0 R540 0 R541 0
U50
SCK SO SI CS#
AT45DB011B
SERIRQ (18,19,25,27,31) PCLK_LAN (2) PLTRST# (5,11,18,19,27) LFRAME#/FWH4 (18,25,27) LAD3/FWH3 (18,25,27) LAD2/FWH2 (18,25,27) LAD1/FWH1 (18,25,27) LAD0/FWH0 (18,25,27)
2.5V_LAN
2.5V_LAN
LAN_SPEED# (30,33) LAN_ACTLED# (30,33)
6
VCC
5
WP#
3
RESET#
7
GND
FOR 5705E ONLY
ICHEXP_TXN1 (19) ICHEXP_TXP1 (19)
-LANCLK(2)
+LANCLK(2)
+
C791 10U
LANVCC
C828 .1U/B
Q48 BCP69T1
1
B
C
CE
2 3
ICHEXP_RXN1 (19) ICHEXP_RXP1 (19)
C793
C792
.01U/B
.01U/B
C839
0.1U
2
4
RP79
49.9/FX2
1
3
PERR# (18,28,31) SERR# (18,28,31)
EESCLK EECS#
40mils
1G
4
40mils
FOR 5751
R548 *4.7K/B
R549
4.7K/B
FOR 5705E
R554 4.7K/B
-LANCLK
R563 *100/B
+LANCLK
C794 .01U/B
C840
0.1U
2
4
RP80
49.9/FX2
1
3
40mils
R542 1K/B R543 1K/B
C829 10U
C833 10U
FOR 5751
2
C795 .1U/B
C841
0.1U
2
4
RP81
49.9/FX2
1
3
LANVCC
C830 .01U/B
2.5V@88mA 0.564W
2.5V_LAN
C834 .01U/B
+3V
LANVCC
C796 .1U/B
2
4
1
3
LANVCC
C797
C798
.1U/B
.1U/B
C842
0.1U
RP82
49.9/FX2
TX3N TX3P
TX2N TX2P
TX1N TX1P
TX0N TX0P
ATTN_BTTN#
R537 *4.7K/B
VAUX33_VAUX25
REGCTL12
REGSEN12
1.5" AWAY FROM CHIP
Use Philips BCP69-16, hfe=75~275
ICH_PME#(18,28,31)
PERST#PCI_RST#
WAKE#PME#
Size Document Number Rev C
Date: Sheet
FOR 5751
C799 .1U/B
TX3N (30) TX3P (30)
TX2N (30) TX2P (30)
TX1N (30) TX1P (30)
TX0N (30) TX0P (30)
ICH_PME#
1.2V_LAN
C800 .1U/B
2.5V_LAN
C809 10U
+3V
R538 *0
Q47
C827 4.7U/10V
BCP69T1
1
1G
B
4
C
CE
2 3
R544 *1K/B
40mils
+
LANVCC
3
Q49
FD301V
2
1
FOR 5705E
R555 0 R557 *0
R560 0 R561 *0
FOR 57051 FOR 5705E
FOR 57051
PLTRST#
LAN_PME# WAKE#
PROJECT : MA1
Quanta Computer Inc.
BCM5705E/5751 LAN
1
C810
C811 .1U/B
C812 .1U/B
LANVCC
2.5V_LAN
.1U/B
FOR 57051
FOR 5705E
1.2V@618mA 0.803W
1.2V_LAN
C832
C831
.01U/B
10U
R545
4.7K/B R546 10K/B
3
Q50
FD301V
LAN_PME#
2
1
PCIRST# (18,25,28,31)
PCIE_WAKE# (19)
29 41Thursday, November 25, 2004
of
1A
5
VinaFix.com
D D
C527
C524
0.01U
TX0P(29) TX0N(29)
2.5V_LAN TX1P(29)
C C
TX1N(29)
TX2P(29) TX2N(29)
TX3P(29) TX3N(29)
TX0P TX0N
L60
1 2
BLM11A601S
TX1P TX1N
TX2P TX2N
TX3P TX3N
C531
0.01U
0.01U
C534
0.01U
U33
1
TCT1
2
TD1+
3
TD1-
4
TCT2
5
TD2+
6
TD2-
7
TCT3
8
TD3+
9
TD3-
10
TCT4
11
TD4+
12
TD4-
H5019
GSN5008/5009: 1000 TN8515C: 10/100
MCT1 MX1+
MX1-
MCT2 MX2+
MX2-
MCT3 MX3+
MX3-
MCT4 MX4+
MX4-
4
R304 75
LANCT1
24 23 22
LANCT2
LANCT4
LANCT5
R306 75
R307 75
R309 75
GND_LAN_CHASIS
21 20 19
18 17 16
15 14 13
LANCT3
C580 1000P
CC1808
X-TX0P X-TX0N
X-TX1P X-TX1N
X-TX2P X-TX2N
X-TX3P X-TX3N
3
X-TX0P (33) X-TX0N (33)
X-TX1P (33) X-TX1N (33)
X-TX2P (33) X-TX2N (33)
X-TX3P (33) X-TX3N (33)
LANVCC
LAN_ACTLED#(29,33)
LANVCC
LAN_SPEED#(29,33)
CN12
MDC
2
R282 150
R285 150
1 2
RING_RJ11 TIP_RJ11
C578 1000P
LAN_ACTLED#
LAN_LILED#
C577 1000P
X-TX3N X-TX3P X-TX1N X-TX2N X-TX2P X-TX1P X-TX0N X-TX0P
CN17
1
LED1_YELP_Y
2
LED1_YELN_Y
3
RX2-
4
RX2+
5
RX1-
6
TX2-
7
TX2+
8
RX1+
9
TX1-
10
TX1+
11
LED2_GRNP_G
12 16
LED2_GRNN_G GND
13
RING
14
TIP
JM34F23-SBSC
GND
15
GND_LAN_CHASIS
C576 4.7U
C568 4.7U
1
B B
C569 1000P C570 1000P C572 1000P C571 1000P
GND_LAN_CHASIS
A A
PROJECT : MA1
Quanta Computer Inc.
LAN, RJ11, RJ45
30 41Thursday, November 25, 2004
1
of
1A
5
4
3
Size Document Number Rev Custom
2
Date: Sheet
5
VinaFix.com
U21-3
D19
VCCB
K19
VCCB
B15
B_CAD31/B_D10
A16
B_CAD30/B_D9
B16
B_CAD29/B_D1
A17
B_CAD28/B_D8
C16
B_CAD27/B_D0
D17
B_CAD26/B_A0
C19
D D
C C
B B
A A
B_CAD25/B_A1
D18
B_CAD24/B_A2
E17
B_CAD23/B_A3
E19
B_CAD22/B_A4
G15
B_CAD21/B_A5
F18
B_CAD20/B_A6
H14
B_CAD19/B_A25
H15
B_CAD18/B_A7
G17
B_CAD17/B_A24
K17
B_CAD16/B_A17
L13
B_CAD15/B_IOWR
K18
B_CAD14/B_A9
L15
B_CAD13/B_IORD
L17
B_CAD12/B_A11
L18
B_CAD11/B_OE
L19
B_CAD10/B_CE2
M17
B_CAD9/B_A10
M14
B_CAD8/B_D15
M15
B_CAD7/B_D7
N19
B_CAD6/B_D13
N18
B_CAD5/B_D6
N15
B_CAD4/B_D12
M13
B_CAD3/B_D5
P18
B_CAD2/B_D11
P17
B_CAD1/B_D4
P19
B_CAD0/B_D3
F15
B_CC/BE3/B_REG
G18
B_CC/BE2/B_A12
K14
B_CC/BE1/B_A8
M18
B_CC/BE0/B_CE1
K13
B_CPAR/B_A13
G19
B_CFRAME/B_A23
H17
B_CTRDY/B_A22
J13
B_CIRDY/B_A15
J17
B_CSTOP/B_A20
H19
B_CDEVSL/B_A21
J19
B_CBLOCK/B_A19
J18
B_CPERR/B_A14
B18
B_CSERR/B_WAIT
E18
B_CREQ/B_INPACK
J15
B_CGNT/B_WE
F14
B_CSTSCHG/B_BVD1(STSCHG/RI)
A18
B_CCLKRUN/B_WP(IOIS16)
H18
B_CCLK/B_A16
B19
B_CINT/B_READY(IREQ)
F17
B_CRST/B_RESET
C17
B_CAUDIO/B_BVD2(SPKR)
N13
B_CCD1/B_CD1
B17
B_CCD2/B_CD2
C18
B_CVS1/B_VS1
F19
B_CVS2/B_VS2
N17
B_RSVD/B_D14
A15
B_RSVD/B_D2
K15
B_RSVD/B_A18
PCI7621GHK
A_CD2#
C496 *1000P
A_VS2# A_VS1#
C497 *1000P
A_CD1#
VPP
C471
C468
10U
0.1U
C446 *1000P C447 *1000P
C465
0.1U
5
3VSUS
U21-2
A_CSTSCHG/A_BVD1(STSCHG/RI)
A_CCLKRUN/A_WP(IOIS16)
A_CAUDIO/A_BVD2(SPKR)
PCI7621GHK
A_STSCHG# A_SPKR# A_A16
5VSUS
C440 1U
C467 1U
VCCA VCCA
A_CAD31/A_D10
A_CAD30/A_D9 A_CAD29/A_D1 A_CAD28/A_D8 A_CAD27/A_D0 A_CAD26/A_A0 A_CAD25/A_A1 A_CAD24/A_A2 A_CAD23/A_A3 A_CAD22/A_A4 A_CAD21/A_A5 A_CAD20/A_A6
A_CAD19/A_A25
A_CAD18/A_A7 A_CAD17/A_A24 A_CAD16/A_A17
A_CAD15/A_IOWR
A_CAD14/A_A9
A_CAD13/A_IORD
A_CAD12/A_A11
A_CAD11/A_OE
A_CAD10/A_CE2
A_CAD9/A_A10
A_CAD8/A_D15
A_CAD7/A_D7
A_CAD6/A_D13
A_CAD5/A_D6
A_CAD4/A_D12
A_CAD3/A_D5
A_CAD2/A_D11
A_CAD1/A_D4 A_CAD0/A_D3
A_CC/BE3/A_REG
A_CC/BE2/A_A12
A_CC/BE1/A_A8
A_CC/BE0/A_CE1
A_CPAR/A_A13
A_CFRAME/A_A23
A_CTRDY/A_A22
A_CIRDY/A_A15
A_CSTOP/A_A20
A_CDEVSL/A_A21
A_CBLOCK/A_A19
A_CPERR/A_A14
A_CSERR/A_WAIT
A_CREQ/A_INPACK
A_CGNT/A_WE
A_CCLK/A_A16
A_CINT/A_READY(IREQ)
A_CRST/A_RESET
A_CCD1/A_CD1 A_CCD2/A_CD2
A_CVS1/A_VS1
A_CVS2/A_VS2
A_RSVD/A_D14
A_RSVD/A_D2
A_RSVD/A_A18
R234 0 R231 0 R225 47
VCCCA
C470 10U
C472
0.1U
VCCCA
A5 A11
D1 C1 D3 C2 B1 B4 A4 E6 B5 C6 B6 G9 C7 B7 A7 A10
A_IOWR#
E11 G11
A_IORD#
C11 B11
A_OE#
C12
A_CE2#
B12 A12 E12 C13 F12 A13 C14 E13 A14 B14 E14
A_REG#
C5 F9 B10
A_CE1#
G12 G10 C8
A8 B8 A9 C9 E10
F10
A_WAIT#
B3
A_INPACK#
E7
A_WE#
B9
A_STSCHG#
B2
A_IOIS16#
C3 E9
A_IREQ#
C4
A_RESET
A6
A_SPKR#
A2
A_CD1#
C15
A_CD2#
E5
A_VS1#
A3
A_VS2#
E8 B13
D2 C10
A_STSCHG#_P A_SPKR#_P A_A16_P
C475
0.1U
4
A_D10 A_D9 A_D1 A_D8 A_D0 A_A0 A_A1 A_A2 A_A3 A_A4 A_A5 A_A6 A_A25 A_A7 A_A24 A_A17
A_A9 A_A11
A_A10 A_D15 A_D7 A_D13 A_D6 A_D12 A_D5 A_D11 A_D4 A_D3
A_A12 A_A8
A_A13 A_A23
A_A22 A_A15 A_A20 A_A21 A_A19
A_A14
A_A16
A_D14 A_D2 A_A18
4
C478
0.1U
3VSUS
PCICGRST#(25)
40 MIL
40 MIL
C479
0.1U
VCCCA
VPP
3
3VSUS
C474
C476
1U
1U
PCICGRST# PCICGRST_7411
A_D3 A_CD1# A_D4 A_D11 A_D5 A_D12 A_D6 A_D13 A_D7 A_D14 A_CE1# A_D15 A_A10 A_CE2# A_OE# A_VS1# A_A11 A_IORD# A_A9 A_IOWR# A_A8 A_A17 A_A13 A_A18 A_A14 A_A19 A_WE# A_A20 A_IREQ# A_A21
A_A16_P A_A22 A_A15 A_A23 A_A12 A_A24 A_A7 A_A25 A_A6 A_VS2# A_A5 A_RESET A_A4 A_WAIT# A_A3 A_INPACK# A_A2 A_REG# A_A1 A_SPKR#_P A_A0 A_STSCHG#_P A_D0 A_D8 A_D1 A_D9 A_D2 A_D10 A_IOIS16# A_CD2#
C485
C490
10U
10U
3VSUS
R238 *100K
R237 0
C498 *0.22U
ICH_PME#(18,28,29)
CN10
1
GND1
35
GND2
2
D3
36
CD1#
3
D4
37
D11
4
D5
38
D12
5
D6
39
D13
6
D7
40
D14
7
CE1#
41
D15
8
A10
42
CE2#
9
OE#
43
VS1#
10
A11
44
IORD#
11
A9
45
IOWR#
12
A8
46
A17
13
A13
47
A18
14
A14
48
A19
15
WE#
49
A20
16
RDY
50
A21
17
VCC1
51
VCC2
18
VPP1
52
VPP2
19
A16
53
A22
20
A15
54
A23
21
A12
55
A24
22
A7
56
A25
23
A6
57
VS2#
24
A5
58
25
A4
59
WAIT#
26
A3
60
INPACK#
27
A2
61
REG#
28
A1
62
BVD2
29
A0
63
BVD1
30
D0
64
D8
31
D1
65
D9
32
D2
66
D10
33
WP
67
CD2#
34
GND3
68
GND4
CARDBUS-SANTA
Changed the footprint
2004.09.13 Rev.C
GND5 GND6 GND7 GND8
GND9 GND10 GND11 GND12 GND13 GND14 GND15 GND16 GND17 GND18 GND19 GND20 GND21 GND22 GND23 GND24
3
C491
0.1U
3VSUS
69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88
C486
0.1U
2
AD[0..31](18,28,29)
C482
C484
0.1U
0.1U
Q29 DTC144EUA
7411_PME#
13
C/BE3#(18,28,29) C/BE2#(18,28,29) C/BE1#(18,28,29) C/BE0#(18,28,29)
FRAME#(18,28,29)
TRDY#(18,28,29)
IRDY#(18,28,29)
STOP#(18,28,29)
DEVSEL#(18,28,29)
PERR#(18,28,29) SERR#(18,28,29)
REQ0#(18) GNT0#(18)
PCLK_7411(2)
PCIRST#(18,25,28,29)
TPS_DATA TPS_CLOCK TPS_LATCH
T43
VPP
VCCCA
PCICGRST#
VPP VCCCA
C385 10U
PAR(18,28,29)
5VSUS
C480
0.1U
C389
0.1U
3VSUS
AD[0..31]
C/BE3# C/BE2# C/BE1# C/BE0#
PAR FRAME#
TRDY# IRDY# STOP# DEVSEL# AD25
REQ0# GNT0#
PCIRST# PCICGRST_7411
7411_PME#
U20
1
5V_0
2
5V_1
3
DATA
4
CLOCK
5
LATCH
6
NC_0
7
12V_0
8
AVPP/AVCORE
9
10
11
GND
12
RESET#
TPS2224A (DB)
C392
0.1U
2
3VSUS 3VSUS
AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0
R230 100
R245 *10K R246 *10K
R244 100
C445
0.1U
U21-1
W3
VCCP
W10
VCCP
U2
AD31
V1
AD30
V2
AD29
U3
AD28
W2
AD27
V3
AD26
U4
AD25
V4
AD24
V5
AD23
U5
AD22
R6
AD21
P6
AD20
W6
AD19
V6
AD18
U6
AD17
R7
AD16
V9
AD15
U9
AD14
R9
AD13
N9
AD12
V10
AD11
U10
AD10
R10
AD9
N10
AD8
V11
AD7
U11
AD6
R11
AD5
W12
AD4
V12
AD3
U12
AD2
N11
AD1
W13 M1
AD0 CLK_48
W4
C/BE3
W7
C/BE2
W9
C/BE1
W11
C/BE0
P9
PAR
V7
FRAME
R8
TRDY
U7
IRDY
W8
STOP
N8
DEVSEL
W5
IDSEL
V8
PERR
U8
SERR
U1
REQ
T2
GNT
P5
PCLK
R3
PRST
T1
GRST
T3
RI_OUT/PME
E2
A_USB_EN
E1
B_USB_EN
H2
M19
1.5V_1
H1
1.5V_2
PCI7621GHK
C495
0.1U
VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC
SUSPEND
DATA
CLOCK
LATCH
SPKROUT
MFUNC0 MFUNC1 MFUNC2 MFUNC3 MFUNC4 MFUNC5 MFUNC6
TEST0
VCO_LF
SC_PWR_CTRL
SC_CD
SC_CLK
SC_RST
SC_VCC_5V
SC_DATA
SC_OC
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
NC
ID Select : AD25 Interrupt Pin : PIRQA# ,PIRQB# ,PIRQC# Request indicates : REQ0# Grant indicates : GNT0#
T31
3VSUS
Size Document Number Rev Custom
Date: Sheet
BVPP/BVCORE
C386 10U/10V_8
5V_2 NC_3 NC_2
SHDN#
12V_1
NC_1
OC#
3.3VIN0
3.3VIN1
2
C393
0.1U
5VSUS
24 23 22 21 20 19 18 17 16 15 14 13
C390
0.1U
1
H8 H9 H10 H11 H12 J8 M7 J12 M9 M10 M12 K8 K12 N7
R2 N1
L6 N2
L7
N3 M5 P1 P2 P3 N5 R1
P12 W17 T19
L5 L2
K5 K3 K7 L1 L3
G7 G8 G13 H13 J9 J10 J11 K9 K10 K11 L8 L9 L10 L11 L12 M8
3VSUS
R240 10K
TPS_DATA TPS_CLOCK TPS_LATCH
PCMSPK#
R242 100K
PIRQA# PIRQB# PIRQC# SERIRQ
R210 220
R243 10K
Add NC7SZ66 for HDD detect
2004.09.13 Rev.C
PCMSPK# (23)
PIRQA# (18) PIRQB# (18,28) PIRQC# (18,28) SERIRQ (18,19,25,27,29) PCICRI# (23) FM_LED (32)
CLKRUN# (18,25,27,28)
CLK48_7411 (2)
5VSUS
5VSUS
PROJECT : MA1
Quanta Computer Inc.
TI 7411E (PCI,CARD BUS)
1
Modify "CLKRUN#" and "PCICRI#"
2004.09.13 Rev.C
of
31 41Thursday, November 25, 2004
1A
A
VinaFix.com
U21-4
MC_PWR_CTRL_0#
SD_CDZ
4 4
3 3
MS_CDZ
R247
MS_CLK_SM_ELWPZ
MS_BS_SM_WEZ MS_DATA3_SD_DAT3_SM_D3 MS_DATA2_SD_DAT2_SM_D2 MS_DATA1_SD_DAT1_SM_D1 MS_DATA0_SD_DAT0_SM_D0
SD_WP_SM_CEZ
33
F1
MC_PWR_CTRL_0
F2
MC_PWR_CTRL_1
E3
SD_CD
F5
MS_CD
F6
SM_CD
G5
MS_CLK/SD_CLK/SM_EL_WP
F3
MS_BS/SD_CMD/SM_WE
H5
MS_DATA3/SD_DAT3/SM_D3
G3
MS_DATA2/SD_DAT2/SM_D2
G2
MS_DATA1/SD_DAT1/SM_D0
G1
MS_SDIO(DATA0)/SD_DAT0/SM_D0
J5
SD_CLK/SM_RE/SC_GPIO1
J3
SD_CMD/SM_ALE/SC_GPIO2
H3
SD_DAT0/SM_D4/SC_GPIO6
J6
SD_DAT1/SM_D5/SC_GPIO5
J1
SD_DAT2/SM_D6/SC_GPIO4
J2
SD_DAT3/SM_D7/SC_GPIO3
H7
SD_WP/SM_CE
J7
SM_CLE/SC_GPIO0
K1
SM_R/B/SC_RFU
K2
SM_PHYS_WP/SC_FCB
PCI7621GHK
B
R13
AVDD
R14
AVDD
V17
AVDD
V19
AVDD
T18
VDPLL
U18
R0
U19
R1
U15
TPBIAS0
V15
TPA0+
W15
TPA0-
V14
TPB0+
W14
TPB0-
CPS CNA
SCL SDA
VSPLL
AGND AGND AGND AGND
TPBIAS1
TPA1+
TPA1-
TPB1+
TPB1-
R17
M11 P15
R19
XO
R18
XI
M3 M2
R12 U13 V13
T17 N12 P14 U14 U16 U17
V18 W18
V16 W16
PHY_TEST_MA
PC0 (TEST1) PC1 (TEST2) PC2 (TEST3)
7621_T18 1394_R0
1394_R1 1394BIAS0
R202 4.7K
R204 *1K R205 0 R203 *0
1394_XOUT
1394_XIN 1394_SCLK
1394_SDATA
1394BIAS1
3VSUS_7411
R206 *0
R207
6.34K/F
Y2
24.576MHZ
2 1
BLM11A121S
C444 27P
C439 27P
C435 0.1U
C
L22
3VSUS
+1.5V
3VSUS
7621_T18
R217 56.2 R219 56.2
R223 56.2 R220 56.2
R211 56.2 R212 56.2
R216 56.2 R214 56.2
3VSUS_7411
C466 1U
C469 220P R222 5.11K/F
C452 1U
C455 220P R213 5.11K/F
1394_TPA0+ 1394_TPA0-
1394_TPB0+ 1394_TPB0-
R228 220 R226 220 R224 220
1394_TPA1+ 1394_TPA1-
1394_TPB1+ 1394_TPB1-
C436 1U
C433
0.1U
D
C441 10U
EB3 1632090
2
2
2
2
EB4 1632090
1394_TPA1+ (33) 1394_TPA1- (33)
1394_TPB1+ (33) 1394_TPB1- (33)
43
43
1
1
43
43
1
1
1394_SCLK 1394_SDATA
IEEE 1394
5
6
5
1394_TPA0+_C 1394_TPA0-_C 1394_TPB0+_C 1394_TPB0-_C
3VSUS
R229
2.7K
R227
2.7K
4
4
3
3
2
2
1
1
1
CN14 1394 CONNECTOR
U22
6
SCL
5
SDA
7
WP
NM24C02-WMN6T
6
1
VCC
GND
A0 A1 A2
3VSUS
2 3
8 4
IEEE 1394(TO DOCK)
E
C481
0.1U
2 2
3VSUS3VSUS
R312
8.2K
MC_PWR_CTRL_0#
3
FM_LED(31)
1 1
FM_LED
D26 *SW1010C
SD_CDZ
WORKAROUND PROPOSAL
A
2
Q36 *2N7002E
1
21
R315 *100K
3VSUS
1
2
Q37 AO3403
3
VCC_XD
R316 100K
C592 10U/10V
VCC_XD
CLOSE TO XD SOCKET
B
SD_CDZ SD_WP_SM_CEZ
MS_CLK_SM_ELWPZ MS_BS_SM_WEZ
MS_DATA1_SD_DAT1_SM_D1 MS_DATA0_SD_DAT0_SM_D0 MS_DATA3_SD_DAT3_SM_D3 MS_DATA2_SD_DAT2_SM_D2
C591
C590
0.01U
0.1U
C
C588 1U
4 IN1 CARD READER
CON1
1
CARD DETECT (CD)
25
DETECT GND
26
C589 10U
VCC_XD
SD_WP
9
SD_CLK
15
SD_CMD
3
SD_DAT1
5
SD_DAT0
17
SD_DAT3
19
SD_DAT2
18
MS_VCC1
11
SD_VDD
FOXCONN 3_1 REVERSED
Supporting MMC/SD/MS Cards
MS_BS
MS_SDIO
MS_INS
MS_RESV1 MS_RESV2
MS(3P)/MS_VCC0
MS_SCLK
MS VSS0 MS VSS1 SD VSS0 SD VSS1
SHIELD1 SHIELD2 SHIELD3 SHIELD4
D
MS_BS_SM_WEZ
4
MS_DATA0_SD_DAT0_SM_D0
8
MS_CDZ
12
MS_DATA2_SD_DAT2_SM_D2
10
MS_DATA3_SD_DAT3_SM_D3
14 6
MS_CLK_SM_ELWPZ
16 2
20 7 13
21 22 23 24
R313 0_4
Size Document Number Rev Custom
Date: Sheet
TI 7411E (1394 & CARD_READER)
MS_DATA1_SD_DAT1_SM_D1
PROJECT : MA1
Quanta Computer Inc.
of
32 41Thursday, November 25, 2004
E
1A
5
VinaFix.com
4
3
2
1
D D
CN24-1
D9
1SS355
1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
P1 P2 P3 P4
G1 G2 G5 G6
DOCK-152P
HEADPHONE LINE-IN
USB4
C C
IEEE 1394
B B
SPK_L_PR(24)
SPK_R_PR(24)
HPSENCE_PR(23,24)
USBP4+(19)
USBP4-(19)
OC4#(19)
X-TX3P(30)
X-TX3N(30)
X-TX2P(30)
X-TX2N(30) PR_GEN (17)
1394_TPA1+(32)
1394_TPA1-(32)
1394_TPB1+(32)
1394_TPB1-(32)
VA
240 mil
C249 .1U/50V
SPK_L_PR SPK_R_PR HPSENCE_PR
C892 *.1U
PR_INSERT#
USBP4+ USBP4-
OC4#
1394_TPA1+ 1394_TPA1-
1394_TPB1+ 1394_TPB1-
VA
C250 .1U/50V
2 1
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
66 67 68 69
76
C323 .1U
CC0402
3
TIP_PR
+5V
LINEINL_PR LINEINR_PR LINEINPLG
NBSWON#
PR_VCC1
PDAT_SMB PCLK_SMB
R347 *0
RC0805
65241
Q16 SI3456DV
C326 .1U
CC0402
C893 *.1U
X-TX1P (30)
X-TX1N (30)
X-TX0N (30)
X-TX0P (30)
+5V_PR
C316 .1U
CC0402
+5V_PR
LINEINL_PR (23) LINEINR_PR (23) LINEINPLG (23)
NBSWON# (25)
4 SMALL VIA
R142 0 RC0805
C894 *.1U
PDAT_SMB (2,10,19,29) PCLK_SMB (2,10,19,29)
LAN (10/100)
TIP_PR RING_PR
+5V_PR
-MDSR1(27)
-MCTS1(27)
-MRTS1(27) M_TXD1(27)
PR_RED(17)
PR_BLU(17)
PR_HSYNC(17) PR_VSYNC(17)
TV_COMP(6,11,17)
PIN 101 MATCH PIN9 FOR RP GET A RP_IN LOOP D: Reserve for OA2 ID pin.
LAN_SPEED#(29,30) LAN_ACTLED#(29,30)
CN7
2
2
1
1
JAE-FI-S2P-HF
PD[0..7]
-MDSR1
-MCTS1
-MRTS1 M_TXD1
PD0 PD1 PD2 PD3
PD5 PD6 PD7
PR_BLU PR_HSYNC
PR_VSYNC TV_COMP
PR_INSERT#(17,25)
RING_PR
PD[0..7] (27)
77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98
99 100 101
104 105 106 107
114
PR_INSERT#
CN24-2
115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140
P5 P6 P7 P8
G3 G4 G7 G8
DOCK-152P
Modify to 10V
2004.09.13 Rev.C
10V
R355 100K
PR_INSERT_1PR_INSERT_1
2
Q39 DTC144EUA
1 3
MRXD1
-MDCD1
-MDTR1 BRI#
STRB# AFD#
ERROR# INIT# SLIN#PD4
ACK# BUSY PE SLCTPR_RED
PR_GEN DDCCLK2
DDCDAT2 TV_Y/G
TV_C/R
5VSUS_PR_1
C324 .1U
CC0402
C640 .1U
CC0402
MRXD1 (27)
-MDCD1 (27)
-MDTR1 (27) BRI# (23,27)
STRB# (27) AFD# (27)
ERROR# (27) INIT# (27) SLIN# (27)
ACK# (27) BUSY (27) PE (27) SLCT (27)
RS232
PRINTER
CRT_Analog
DDCCLK2 (17) DDCDAT2 (17)
C895 *.1U
CC0402
TV_Y/G (6,11,17) TV_C/R (6,11,17)
L35 BK2125-33T
C897 .1U
CC0402
TV
C630 .1U
CC0402
C898
4.7U/10V
5VSUS_PR
for d add for d add
5VSUS
R353 *0
RC0805
65241
3
Q38 SI3456DV
C631 1000P
C623 .1U
CC0402
5VSUS_PR
5VSUS_PR
A A
PROJECT : MA1
Quanta Computer Inc.
PORT REPLICATOR(152P)
33 41Thursday, November 25, 2004
1
of
1A
5
4
3
Size Document Number Rev A3
2
Date: Sheet
1
VinaFix.com
2
3
5VPCU
4
5
VIN_1845
1.8VSUS
A A
B B
14A
PC130 1U
PD11
2 1
EC10QS04_PSM
1.8VSUS
PC128 470U/2.5V-9m_7343
+
10U/25V/X5R/1210
+
PC126
470U/2.5V-9m_7343
+
PC46 470U/2.5V-9m_7343
PC127 *100P
Rc
PC47
160mil
160mil
160mil160mil
12
+
PC51
10U/25V/X5R/1210
*EC10QS04_PSM
PR133
8.06K/F
PL12
0.56U
PD9
12
+
20mil
20mil
20mil20mil
120mil
120mil
120mil120mil
PC50
.1U/50V
2 1
20mil
20mil
20mil20mil
43
1 2
43
PQ57 AOD404
PQ16 AOD404
1
1
HWPG(25,35,36,37,38)
S5_ON(25,41)
SUSON(25,41)
Vout=(1+Rc/Rd)*1
Rd
PR48 10K/F
65241
C875 1000P
C888
0.1U
PQ11 AO6402
PL21 0805/5A
PL22 0805/5A
1845AGND
C876 1000P
C886
0.1U
PC144
0.1U
+1.8V
PC143 .1U/16V/X7R
1.8VSUS
C870 1000P
1.8VSUS
C C
D D
C889
0.1U
MAIND(37,41)
C872
C871
1000P
1000P
C881
C882
0.1U
0.1U
+1.8V
1
MAIND
C873 1000P
C883
0.1U
C874 1000P
C884
0.1U
1.8VSUS
3
C877 1000P
C887
0.1U
C896 *0.1U
+1.8V
PC48 *100P
C878 1000P
VDD_MEM
C879 1000P
PR49 *0
1845VCC
MAIND(37,41)
PJ2 SHORT
1845AGND
1.5V_S5
43
MAIND
1
PQ17 AOD404
2
1845_BST2
PC49 .22U
PR217 0
12
1845_DL2
20mil
20mil
20mil20mil
1845_LX2
120mil
120mil
120mil120mil
1845_DH2
20mil
20mil 120mil
20mil20mil
1845OUT2
1845FB2
PR127 0 PR130 0
PR131 0
1845ILIM2 1845ILIM1
1845REF
PR52 100K/F
1845ILIM1
15mil
15mil 15mil
15mil15mil
PR125 68K/F
1845AGND1845AGND
PC52
0.1U
+1.5V
PC64 .1U/16V/X7R
1845AGND
PU8
19 20 17 18 16 15 14
7 11 12
13
3
1845VCC
PR51 47K/F
1845ILIM2
PR132 100K/F
VIN_1845
BST2 DL2 LX2 DH2 CS2 OUT2 FB2
PGOOD ON1 ON2
ILIM2 ILIM1
15mil
15mil15mil
PC125 1U/10V
15mil
15mil
15mil
15mil
4
V+
MAX1845
UVP
9
15mil
15mil15mil
3
15mil
15mil
15mil
15mil
1845VCC
22
VDD
VCC
BST1
DH1
LX1 DL1 CS1
OUT1
FB1
TON
REF SKIP
GND
OVP
8
MAINON(25,35,36,39,41)
21 25 26 27 24 28 1 2
1845TON
5
10 6
23
PR129 10
1845_DH1 1845_LX1
1845_DL1
1845FB1
20mil
20mil
20mil20mil
1845AGND1845AGND
2
3
15mil
15mil
15mil15mil
PR218 0
1845OUT1
1 2
PR128 *0
1845REF
PR135
100K
15mil
15mil15mil
15mil15mil
1
PD28 CHP202U
1845VDD
PC54
4.7U/10V
1845_BST1
20mil
20mil
20mil20mil
120mil
120mil120mil
20mil
20mil
20mil20mil
1845VCC
PC53 .22U/25V/0805/X7R
12
C604
*.1U/25V
PC62
.1U/50V
PC56 .1U/50V
20mil
20mil
20mil20mil
20mil
20mil
20mil20mil
PR124
0
PR134
12
120K
1 2
1
PR53 0
1845VCC
SMDDR_VREF
578
PC131 .1U
3 6
43
4
120mil
120mil120mil
10U/25V/X5R/1210
PQ19 AO4422
241
PQ55 AOD404
Re
Rf
PR44 *100K
1.5V_P
PR54 *5K1/F
PR55 *10K/F
12
PC61
PL11
2.5UH/7.5A
PD15 *EC10QS04_PSM
2 1
1845AGND
PU14
1
GND
2
SD
3
VSENSE
4 5
VREF VDDQ
9
GND
PR43 0
PU7
1
GND
2
SD
3
VSENSE
4 5
VREF VDDQ
9
GND
1.5V_P
160mil
160mil120mil
160mil160mil
+
VINVIN_1845
12
+
PC55 *10U/25V
200mil
200mil
200mil200mil
PC124 220U/2.5V-18m_7343
+
PC123
.1U/50V
1 2
1.5V
7.5A
1.5V_S5
PD27 EC10QS04_PSM
2 1
+
PL3 0805/5A
PC58 220U/2.5V-18m_7343
Vout=(1+Re/Rf)*1 Or
Vout=1845FB1 connect to 1845VCC
Fix Vout=1.5V
PC57 *100P
PC59 *100P
G2996
VTT PVIN AVIN
G2996
VTT PVIN AVIN
Size Document Number Rev Custom
Date: Sheet
SMDDR_VTERM
8 7 6
PC132
4.7U/10V
+
PC45 47U/6.3V
2A
1.8VSUS
8 7 6
PC189
4.7U/10V
+
PC188
330U/2.5V
SMDDR_VTERM (10,41)
PROJECT : MA1
Quanta Computer Inc.
1.05V/1.5V
34 41Thursday, November 25, 2004
5
of
1A
1
VinaFix.com
PL2 HI0805R800R-00
VIN
A A
B B
12
PC38
.1U
12
PC139
.1U
VIN_1.05V
12
12
VRON(25,38,41)
HWPG(25,34,36,37,38)
PC190
.1U
SGND1
SGND1
SGND1
PC191
1000P
PR139
PC138 1000P
PR33 0
PC42 .1U
PC136 .1U
PR136 *10K
0
12
12
12
PR140 0
SGND1
15mil
15mil
15mil15mil
120mil
120mil
120mil120mil
PR142 1M
1.05V_EN
1.05V_VIN
1.05V_VCCA
1.05V_GD
+3V
2
5VPCU
PR37 0
5VSUS
PR36 *0
PR35 10
1
20mil
20mil
20mil20mil
2 3 4 5 6 7 8
SGND1
1.05V_VDD
PU12
EN/PSV VIN VOUT VCCA FBK PGOOD GND PGND
SC1470
BST
ILIM
VDDP
PC134 4.7U/10V-0805
20mil
20mil
20mil20mil
12
PC43 *.1U
14 13
DH
12
LX
11 10 9
DL
20mil
20mil
20mil20mil
20mil
20mil
20mil20mil
2 1
PD29 1SS355
PR219 0
1.05V_DH
1.05V_LX
1.05V_ILIM
1.05V_DLHWPG
3
15mil
15mil
15mil15mil
1.05V_BST
20mil
20mil
20mil20mil
PR34 6.8K/F
SGND1
1.05V_FBK
1.05V_VOUT
12
20mil
20mil
20mil20mil
+
1 2
PC142 10U/25V-1210
+
1 2
PC141 10U/25V-1210
12
PQ58 AO4422
12
2 1
PC140 1000P
PD7 *EC10QS04
578
PC137
.1U/50V
3 6
120mil
120mil 160mil
120mil120mil
241
43
1
PR137 20K/F
PC133 *100P
PQ59 AOD404
4
PL16
1.5UH/10A
PC164 .1U
PC163 330U/2.5V-12m_7343
PC162 330U/2.5V-12m_7343
PR138 22K/F
PC135 100P
PR141 0
1.05V_P
160mil
160mil160mil
1.05V_P
12
+
+
12
5
1.05V
7.5A
VCCP(2,3,4,5,6,8,9,18,20,41)
VCCP
PU13
1 2 6 3 4
PR164
21.5K/F
PR163 10K/F
NC2
NC0 EN VO
GND
VIN NC1
GND
ADJ
7
SC4215
5
8 9
PC169 10U/10V
+2.5V
1A
C734 *.47U/10V
3VPCU
PC168 10U/10V
MAINON(25,34,36,39,41)
C C
PR161
10K/F
Vout=(1+Rh/Rg)*1.2
D D
PROJECT : MA1
Quanta Computer Inc.
1
2
3
Size Document Number Rev
4
Date: Sheet
1.8V/0.9V
5
35 41Thursday, November 25, 2004
1ACustom
of
1
VinaFix.com
VGA POWER
VIN
A A
B B
C C
PL15
HI0805R800R-00
PC147
0.01U
VGA_CORE_ON
0.1U
EC A19 0224
PC155
20mil
20mil
20mil20mil
12
SGND3
20mil
20mil
20mil20mil
HWPG1470
VIN_VGA
VIN1470
VCCA1470
SGND3
SGND3
150mil
150mil
150mil150mil
PC153
0.01U
PR24
649K
PR25 0
PC27
0.1U
12
12
PC26 1000P
SGND3
PR155 *10K
2 1
D30
*SW1010C
+3V
PR152
0
SGND3
HWPG(25,34,35,37,38)
2
VDD1470
20mil
20mil
20mil20mil
PR157
10
PU5
1
EN/PSV
2
VIN
3
VOUT
4
VCCA
5
FBK
6
PGOOD
7 8
GND PGND
12
BST
DH
LX
ILIM
VDDP
DL
SC1470ITS-TR
20mil
20mil
20mil20mil
PC159 *0.1U
14 13 12 11 10 9
MA2J111
BST1470
20mil
20mil
20mil20mil
PC31
0.1U
PR160 0
PD6
20mil
20mil
20mil20mil
PR21 0
PR158 11K/F
PC25
10U/10V/Y5U/0805
21
12
12
PC24 .22U
DH1470
LX1470
DL1470
FB1470
OUT1470
MAINON(25,34,35,39,41)
1845REF
PR150 43K
PR151 43K
+5V
del PR159 for rev:d
DH1470_1
20mil
20mil
20mil20mil
20mil
20mil
20mil20mil
PR149 20K
2
1
5VPCU
PQ10 MMBT3904
1 3
3
PC156
12
PC160 1000P
43
1
PQ62 AOD404
160mil
160mil 300mil
160mil160mil
43
PQ63 AOD404
PD30
*EC10QS04
2 1
PR146 20K
3
2
1
12
12
10U_1210_25V_X5R
+
+
PC148
10U_1210_25V_X5R
PL18
0.56U
PD5
*EC10QS04
VGA_CORE_ON
PC34 1000P
PQ9 2N7002E
12
+
PC165 330U_7343_2.5V-12m
+
PC23
2 1
330U_7343_2.5V-12m
PC158 10U_1210_25V_X5R
+
+
PC166 330U_7343_2.5V-12m
V_PWRCNTL(11)
PC19
0.1U
12
4
300mil
300mil300mil
PC22
12
*10U_1206_16V
+
EC A22 0227
PR154
100
PC150
0.22U
VGACORECTL
HI LO
PR22 10K_0.1%
PR23 10K_0.1%
SGND3
2
VGACORE_P
Rc
Rd
+3V
PR153 10K
3
PQ76
2N7002E
1
M24
1.0V
1.2V
12
12
2
PC29
100P
PC30 *1000P
Vout={1+(Rc/Rd)}*0.5
PR156
24.9K_1%
3
PQ60
2N7002E
1
SGND3
5
VGACORE
1.2/1.0V 15A
24.9KFPR156
PR162
MAINON(25,34,35,39,41)
D D
1
0R
PC167
*.1U/50V/X7R
+1.8V
40mil
40mil
40mil40mil
PC16 10UC
2
+
+
PC17 10UC
1
NC0
2 6
EN VO
3
VIN
4
NC1
PC21 .1U/50V/X7R
PR17 10K
5
NC2
8
GND
9
GND
ADJ
PU4
7
SC4215
PC18
220U_7343_2.5V
40mil
40mil
40mil40mil
+
PC20 .1U/50V/X7R
R1
PR19
5.1K/F
R2
Vo=0.8(R1+R2)/R2
3
VGA1.2V (11,12)
VGA1.2V
Size Document Number Rev Custom
4
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
VGA_CORE
36 41Thursday, November 25, 2004
5
of
1A
5
VinaFix.com
4
3
2
1
3
5A
PD26 *EC10QS04
2 1
PD34
*CHN217
VIN
12
+
PC79 10U/25V
PC74
220U/6.3V/25m
PD24 *EC10QS04
2 1
2
1
12
+
+
6A
+
220U/6.3V/25m
PR225 *0
PR226 *0
PC194 *1U
PC115
*220U/6.3V/25m
PC82
+
+
PC112
220U/6.3V/25m
MAIND(34,41)
10V
15V
PC69
0.1U
PC80
0.1U
3VPCU
5VPCU
+3V
PC72
0.1U
MAIND
fordadd
876
123
MAIND(34,41)
5VPCU
578
PQ30 SI4800DY
3 6
241
PC192 .1U/16V/X7R
PROJECT : MA1
PC83
0.1U
+5V
3VPCU
5
PQ21 AO4812
4
PC81 .1U/16V/X7R
PC70
0.1U
3VSUS
PC75
0.1U
SUSD (41)
DC-DC(MAX1999)
12
+
1 2
PR202 100K
PC1831U
12
PR66
0
15mil
15mil15mil
15mil15mil
R326 *10K
+3V
PR203 *100K
1 2
1 2 3 4
1999ILIM3
5 6
FB3
7
REF2V_1999
8
FB5
9
10
12
1999ILIM5
11 12
12
13 14 15
1 2
SYS_SHDN#(3)
D D
C C
B B
S5_OND(41) SUSD(41)
A A
HW RESET USAGE
SW5
123
4
SWITCH
5VPCU
PR67 *15K
PR70
0
3VPCU
PR63
*6.49K
1 2
FB5
1 2
S5_OND SUSD
1 2
FB3
PR62 0
1 2
5VPCU 5VPCU
3
5V_AL
PR213
53.6K/F
PR215 100K/F
65241
PQ46 AO6402
5V_S5
PC108 .1U/16V/X7R
REF2V_1999
REF2V_1999
1999ILIM3
15mil
15mil15mil
HWPG(25,34,35,36,38)
PR206 *0
PC110
0.1U
PC181 *.1U
1 2
5V_AL
PR204
100K PR205
*0
12
PR207
0
PR214
33.2K/F
1999ILIM5
PR216 100K/F
PR201
390K
PU9
N.C PGOOD ON3 ON5 ILIM3 SHDN­FB3 REF FB5 PRO­ILIM5 SKIP­TON BST5 LX5
MAX1999
PR221 0
3VPCU
BST5
PC184 1U
12
PC182
4.7U/10V
BST3
LX3
DH3
LDO3
DL3
GND OUT3 OUT5
V+
DL5
LDO5
VCC DH5
12
3V_AL
12
+
PR220 0
28 27 26 25 24 23 22 21 20 19 18 17 16
VCC
PR208
1 2
4.7
+
BST3
DH3
PR117 10
12
+
PC119
4.7U/25V
PC66
1 2
.1U
LX3
DL3
DL5
DH5
LX5
PC68 .1U
1 2
1
2
PD16 CHP202U
3
5V_AL
12
+
PC67
4.7U/10V
3
PQ77 SI4800DY
1 2
65241
PC91 .1U/16V/X7R
578
3 6
241
578
3 6
241
PQ47 SI4800DY
PC185 .01U
PQ35 AO6402
5VSUS
578
578
12
PC117 1000P
PQ50 SI4800DY
2 1
3 6
241
3 6
241
3
PC87
0.1U
PD32 *SSM24
PQ49 SI4800DY
PD33
CHN217
12
2 1
12
+
PC116 10U/25V
PC114 1000P
PD22 *SSM24
2
1
1 2
12
+
+
PC186
4.7U/16V
DL5
12
PL10
2.5UH/7.5A
PC113 10U/25V
5VPCU
10V
1 2
PC77
0.01U
PL4
0805/5A
PC193 *.01U
PL8
2.5UH/7.5A
Quanta Computer Inc.
5
4
3
Size Document Number Rev
2
Date: Sheet
3V/5V/12V
1
37 41Thursday, November 25, 2004
1ACustom
of
1
VinaFix.com
5VSUS(21,26,28,31,33,35,37,41) 3VPCU(16,18,22,25,26,35,37,39,40,41) +3V(2,3,8,10,11,12,13,16,18,19,20,22,24,25,26,27,28,29,35,36,37,41)
2
3
4
5
CPU VCC_CORE (MAX1907)
+3V
A A
4ms delay to ICH4-M.
IMVP_PWG(5,19)
0.748V for suspend mode (Deeper sleep)
B B
1907AGND
PJ1 SHORT
C C
1907AGND
CLK_EN#(2)
DPRSLPVR(19)
D D
1907AGND 1907AGND
CLK_EN# DPRSLPVR
1907AGND
1
CPU_VID5(4) CPU_VID4(4) CPU_VID3(4) CPU_VID2(4) CPU_VID1(4) CPU_VID0(4)
DPRSLPVR(19)
STP_CPU#(2,19) VRON(25,35,41)
HWPG(25,34,35,36,37) +3V
CLK_EN#(2)
PR192 232K/F
PR193
40.2K/F
PR6 100K
PR186 100K
PR185 10K
T101
1907VCC
1907AGND
49.9K/F PR184
5VSUS
2 1
1907AGND
PR199 0
PR1910
270P PC4
0.22U PC7
1907REF
PC5 100P
53
PU1
74SH02
HWPG
1907S2 1907S1
1907B0 1907B1 1907B2
1907ILIM
1907AGND
VRON-1
1907TIME
1907CC
20mil
20mil
20mil20mil
PC6
0.1U
4
PC180
36 37 38
21 22 23 24 25 26
6 5 4
1 3
35 20
7
39
12
8
9
27
1907AGND
1907VCC
1U/10V
PU2
SYSPOK IMVPOK CLKEN
D5 D4 D3 D2 D1 D0
S2 S1 S0
B0 B2
SUS DPSLP SHDN
TIME
CC
REF
ILIM DDO
MAX1907AETL
N1
2
PR7
20mil
20mil
20mil
20mil
10
VCC
41
3
1
1907AGND
10
GND
PQ1
2N7002E
30
VDD
GNDB1
PGND
NEG
POS
13
1907POS
PR194 *12.4K/F
2
20mil
20mil20mil
BST
TON
OA+
OA-
CSN
CSP
PR190 0
PC10
4.7U/10V
20mil
VIN_1907
34
V+
31
33
DH
32
LX
29
DL
112 28
1907TON
40
17 16
15
FB
19
18
14
1907AGND
1907TIMEPP4
PR195 *49.9K/F
1907AGND
For Yonah
5VSUS
PR222
0
1907DH
1907LX
1907DL
PC3 4700P
1907FB
PR196
1.24K/F
PR197 100K/F
1907VDD
21
PD2 CH500H-40
1907BST
20mil
20mil
20mil20mil
20mil
20mil
20mil20mil
1907AGND
1907VCC
*10K PR183
PR5 3.01K/F PC1 100P
CM-1 CM+1
B:For offset.
43
PQ73
IRFR3707ZTR
1
43
PQ74
1
IRFR3709ZTR
PR4 200 PR3 200
1907REF 1907VCC 1907REF
PR187
PR8
*0
1907B2 1907B1
0
PR189 *0
SUSPEND MODE (SUS=HIGH)
S1
S0
S2 OPEN
VCC
Output
GND
0.748V
3
CM­CM+
PC177
1907VCC1907VCC
2200P/50V
160mil
160mil
160mil160mil
1
PR180 0
PC175
0.1UPC11 .22U/25V/0805/X7R
43
PQ75
IRFR3709ZTR
1907REF
160mil
160mil
160mil160mil
PC174
PR181 *0
PR182 *0
+
10U
1907_OA+
1907_OA-1907FB
VCC_BOOT B2 GND REF OPEN VCC REF
PC176
2 1
1907B0
B1 GND REF OPEN VCC VCC
+
10U
PD31 SSM24
VIN_1907
PL20
0.62uH
B0 GND REF OPEN VCC VCC
PC173
+
10U
Output
1.708V
1.372V
1.036V
0.700V
1.212V
PR177 0
PC172
+
1907_7
PC2 470P
10U
4
PL19
3216-800T40
PR188
0.001
CM+
PR2
1.5K
PR179 *0
PR178 *0
VIN
VIN (16,34,35,36,37,39,40,41)
+
PC171 10U
CPU_CORE
0.844V ~ 1.356V 27A
CPU_CORE
PC179
PC12
2
2P11P
CM-
PR1 2K/F
PR198
*0
D4 D2
D5
0
1
0
1 1
0 0
1 1
0
10
0 0
1
0
1 1
0
1
0
1
0
1
0
1
0 0
1 1 1
0 1
1
1
1
1
1
1
1
1
1 1
1
1
1 1
11
1
1
1 1
1 1
1
1
1 1
1 1
1 1
1
+
+
330U
330U
D3
D1
D2
0
0
0
0
0
0 0
1
0
1
0
0
0
1
0
1
0
0
1
0
1 1
0
1
1
0
0
1
0
0
1
1
0 0
1
1
1
0
1 1
0
1 10
1
1 0.972V
1
1 0
0
0
0
0
0
0
1
0 0
0
1
0
0
1 1
0
0
1
1
0 0
1
1
0
0
0
1
0 0
1
1 1
0
0
1
1
0
1
1
1
1
1
1
1
1
Size Document Number Rev Custom
Date: Sheet
PC9
PC178
+
330U
Output
D0 0
1.196V
1
1.180V
0
1.164V
1
1.148V
1.132V
0 1
1.116V
1.100V
0
1.084V
1 0
1.068V
1.052V
1
1.036V
0
1.020V
1 0
1.004V 0
1
0.988V
0
0.956V1
1 0
0.940V
1
0.924V
0.908V
0 1
0.892V
00
0.876V
1
0.860V
0
0.844V 0
0.828V
1 0
0.812V1
0.796V
1
0.780V
0
0.764V
1
0.748V
0 1
0.732V
0
0.716V
1
0.700V
PC8
+
+
*330U
D4 0 0 0 0 0
0 0 0 0 0 0 0 0
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
PD1 SSM24
2 1
D1
0 0
0 1
0
1
01
0
1 1
0
1
1
1
1 0
0
0
0 0
1
0
1 0
1
0
1
1 1.484V
1 1
1
0
0
0
0
00
1 1
0
0
1
0
1
1
1 1
1 0
0
0
0 0
1 1
0
0
1 1
0
1
1 1
1
D0 010 1 0
0 1 0 1 0 1 0 1
1 00 1 0 1 0
1 0 1 0 1 0 1 0 1 0 1
330U
D5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
01 0 0
0 0 0 0 0 0 0 0 0
PROJECT : MA1
Quanta Computer Inc.
Block Diagram
38 41Thursday, November 25, 2004
5
CPU_CORE (4,41)
Output
1.708V
1.692V
1.676V
1.660V
1.644V
1.628V
1.612V
1.596V
1.580V
1.564V
1.548V
1.532V
1.516V
1.500V
1.468V
1.452V
1.436V
1.420V
1.404V
1.388V
1.372V
1.356V
1.340V
1.324V
1.308V
1.292V
1.276V
1.260V
1.244V
1.228V
1.212V
of
1A
1
VinaFix.com
BATTERY CHARGER
CN19 POWER_JACK_90W
A A
B B
5VPCU(18,34,35,36,37)
C C
D D
PD23
SW1010
3 4
VIN(16,34,35,36,37,38,40,41)
5VPCU
VA-1
12
VA-2
3VPCU(16,18,22,25,26,35,37,40,41)
VIN
PR106
2 1
475K/F
P331
PR74 332K/F
1
FBJ3216HS480NT_1206
PC104 .1U/50V_0805
FBJ3216HS480NT_1206
5VPCU(18,34,35,36,37)
3VPCU
3
2
PQ29 2N7002E
1
PL6
PL5
5VPCU
1 3
5
+
-
2
ADAPTER 19V 90W 4.74A
VA
240mil
240mil
240mil
240mil
8 7 6
B:modify for derating
PR71 100K
ACOK
3VPCU
SW1010
PR109 100K
P332
PR107 100K
5 4
8 7 6 5 4
PD25
PC105
.1U/50V_0805
4
PU10 LMV331
PQ44
AO4407 PQ80
*AO4407
2
VAD
1 2 3
1 2 3
ACOK-1
2
21
ACOK-2
3
2
PQ27 2N7002E
1
BL/C# (25,40)
MAINON(25,34,35,36,41)
2
D/C#
VAD-5
3
1
PR223 22K/F
PR110 10K
PC100 .1U/50V
PQ28 2N7002E
PR93
0.033/3720/1W
CSSP
PR86
4.7
D/C# (25,40)
VIN
VA-5
2
1
6
5
4 3
VA-6
VA-4
PR87
*0
VA
PR97 75K/F
PR98 10K/F
PQ79 *AO4407
1 2 3
PQ45 AO4407
VAD-2
2
1 2 3
2P11P
1 3
PR88
CSSN
4.7 PQ41
*DTA124EUA
PC101 .1U/50V
2
PC103
0.01U
1772_CSSN 1772_CSSP
330mV/1A
AC_C
PC102
.1U/50V
VA
PQ42
*UMD2
2 1
PD20 *SW1010
21
15mil
15mil
15mil15mil
PC106 .1U/50V
B:For 90W adapter/4.4A,PR96=24K
B:For 65W adapter/3.2A,PR96=12.1K
3
PQ83 2N7002E
2
1
3
VIN
8
B:modify for
7
derating
6 54
PL7
FBJ3216HS480NT_1206
8 7 6
PR89
54
*200K
PC111
4.7U_1210/25V-X5R
PR90 *100K
PC107
4.7U_1210/25V-X5R
1772_5.4V
PR81
33
20mil
20mil
20mil20mil
20mil
20mil
20mil20mil
PR84 10K
PD19 SW1010
PR94 0
VA-3 1772_DCIN
1772_5.4V
20mil
20mil
20mil20mil
REF4.096
PD35
SW1010
3
REF4.096
PR95 10K/F
PR227 1M
PC99
1U/10V/X7R
2 1
PC97 .1U/50V
PD21
2 1
SW1010
27
28
INP
DCIN
123
20mil
20mil
20mil20mil
PC98
1U/10V/X7R
PC195 1U/10V/X7R
CSSP
LDO
15mil
15mil
15mil
15mil
1772_BST
PR224
0
25
26
BST
CSSN
CLS
REF
465
1772_CLS
PR96
24K/F
ACIN(25)
PQ48 SI4814DY
D1
1 2
G2
3
S2
4
20mil
20mil
20mil
20mil
1772_LX
1772_DHI
1772_DLOV
22
23
24
LX
DHI
DLOV
MAX1772EEI
CCI
CCS
CCV
1772_CCV
78910111213
PR80
1772_CCI
1772_CCS
1K
1772-3
PC92
.1U/50V
PC93
PC96
0.01U
0.01U
S1D2
PC94 1U/10V/X7R
20mil
20mil
20mil
20mil
1772_DLO
20
21
DLO
PGND
GND
GND
1772_ACIN
ACOK
PR104 10K
PR101 15K
G1
8 7 6 5
19
CSIP
ICHG
10uH/4.5A_SIQ124-100
16
17
18
CSIN
BATT
ACIN
ACOK
ACOK#
2
PQ33 DTA124EUA
4
BATTERY 4800mAH 8cell/6cell
6600mAh 12cell
1772_CSIP 1772_CSIN BAT-V 1772_CELLS
CELLS
REFIN
14 15
1772_ICTL
13
PL9
ICTL VCTL
.1U/50V
PU11
3VPCU
PC89 .1U/50V
PC109
4
PR118
0.05/3720/1W
1772-1
1
2P
1P
CSIP
PR79
4.7
PC90 .1U/50V
20mil
20mil
20mil20mil
20mil
20mil
20mil20mil
10K/F PR99
PR100
3.4K/F
1772_ICHG
3VPCU (16,18,22,25,26,35,37,40,41)
PR103 100K
CC-SET
3
D/C#
2
PQ34 *2N7002E
1
1772_5.4V
PC118
10U/25V/X5R/1210
120mil
120mil
2
CSIN
PR76
4.7
PC88 .1U/50V
3VPCU (16,18,22,25,26,35,37,40,41)
120mil120mil
12
+
PC121
10U/25V/X5R/1210
PQ32
2N7002E
CC-SET = 1.05V/A
CC-SET (25)
D/C# (25,40)
Size Document Number Rev Custom
Date: Sheet
5
12
1772_5.4V
PR105 100K
PR102 100K
1772-2
3
1
BAT-V
+
2
BAT-V (40)
CELL_SLT (25)
CELL-SET 0 = 4 CELL 1 = 3 CELL
PROJECT : MA1
Quanta Computer Inc.
CHARGER
39 41Thursday, November 25, 2004
5
of
1A
1
VinaFix.com
CN21
9 8 7 6
A A
B B
C C
5 4 3 2 1
1ST_BAT_CONN
CN27
456 3
7
2 1
2ND_BAT_CONN
PR10 *10K
2
2 1
3VPCU
PR50 330
2 1
PD12 ZD5.6V
PR46 *10K
PR11 330
PD3 ZD5.6V
3VPCU
PR45 10K
PR47 330
MBCLK
PD10 ZD5.6V
2 1
TO 1st BATTERY
MBDATA
ABDATA
TO 2nd BATTERY
3VPCU
PR14 10K
PR12 330
ABCLK
PD4 ZD5.6V
2 1
3VPCU (16,18,22,25,26,35,37,39,41)
PL13 3216-800T40
TEMP_MBAT (25)
MBCLK (25)
3VPCU (16,18,22,25,26,35,37,39,41)
PL1 3216-800T40
TEMP_ABAT (25)
ABCLK (3,25)
MBAT+
PR59
PC129 .1U_50V
MBDATA (25)
ABDATA (3,25)
PC15 .1U_50V
100K/F
1 2
PR60 14K/F
C: Swap the nets for main/aux battery charge.
ABAT+
1 2
3
300mil
300mil
300mil300mil
PQ18
4 3 5
MBATV (25)
6
UMD2
PQ54
1 3
DTC144EU
E: Change PR123 from 100K to 10K
200mil
200mil
200mil200mil
PR173 100K/F
ABATV (25)
PR174 14K/F
ACHG
ADISCHG
2
2 1
PQ2
4 3 5 6
UMD2
PQ4
1 3
DTC144EU
AO4407
2
PR56 10K
PQ82
MCHG
MDISCHG
4
VIN
PR126 100K
321
PQ56
AO4407
876
5 4
120mil
120mil
120mil
120mil
5 6 7 8
ABAT_C MBAT_C
120mil
120mil
120mil
120mil
876
54
321
2 1
PR16 10K
54
321
BAT-V(39)
PQ53 SI4925
876
1 3
876
PQ5
AO4407
PR9 100K
321
5 4
4 3 2 1
VIN
2
PQ3
DTC144EU
PQ81
AO4407
1 3
PR111 100K
DTC144EU
PQ24
2
3VPCU
1 3
PR113 100K
1 3
DTC144EU
PC14 .1U_0402
M/A#(25) D/C#(25,39) BL/C#(25,39)
PQ20 DTC144EU
2
PQ22
ACHG
ADISCHG
MDISCHG
2
MCHG
16
VDD
ABCGLG1
12346
1514131211109
Y0Y1Y2Y3Y4Y5Y6
78
PU3
Y7GND
74HCT237
G2
5
A B C Y0 Y1 Y2 Y3 LLL HLLL HLL LHLL LHL LLHL HHL LLLH LLH LLLL HLH LLLL LHH LLLL HHH LLLL
5
E: Change PR133 from 100K to 10K
D D
1
2
3
Size Document Number Rev Custom
4
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
BATT SELECTER
40 41Thursday, November 25, 2004
5
of
1A
1
VinaFix.com
2
3
4
5
+1.8V SMDDR_VTERM
PR165
PQ64 DTC144EUA
1M
PR166 1M
A A
MAINON(25,34,35,36,39)
MAINON_G
2
1 3
PR171 22C
Z2726 Z2725
3
2
1
PQ70 2N7002E
2
3
1
PQ71 2N7002E
PR175 22C
VDD_MEM
2
PR168 22C
Z2708
3
1
PQ66 2N7002E
2
3
1
PQ65 2N7002E
PR167 22C
PR169 22C
Z2705
3
2
1
PQ67 2N7002E
+5V
PR172 22C
Z2706
3
2
1
PQ69 2N7002E
+3V+1.5V+2.5V
PR170 22C
Z2707Z2704
3
2
1
PQ68 2N7002E
10VVIN
PR176 1M
MAIND
3
2
1
PQ72 2N7002E
PC170 2200P
MAIND (34,37)
S5_OND (37)
3V_S5 72mA
2
LAN_ON
3V_S55V_S5
Z2712
3
1
PQ38 2N7002E
PR82 22C
65241
PC78 .01U
S0-S5
PQ26 SI3456DV
3V_S5
3V_S5
3VPCU
PR75 1M
S5_ONDS5_ONG
3
2
1
PQ36 2N7002E
PC85 2200P
3
50mils
65241
PQ78
3
AO6402
LANVCC
LANVCC
VIN 1.5V_S5 10V
PR73 1M
B B
S5_ON
S5_ON(25,34)
VIN
PR38
SUSON_G
SUSON
SUSON(25,34)
C C
2
PQ12
1 3
DTC144EUA
1M
PR39 1M
3VSUS 10V5VSUS
PR41 22C
Z2709
3
2
1
PQ14 2N7002E
PR42 22C
Z2710
3
2
1
PQ15 2N7002E
PR40 1M
SUSD
3
2
1
PQ13 2N7002E
PC44 2200P
SUSD (37)
2
1 3
PQ31 DTC144EUA
PR72 1M
PR85 22C
Z2724
3
2
1
PQ40 2N7002E
PR83 22C
Z2711
3
2
1
PQ39 2N7002E
PC187 .1U/B
VIN CPU_CORE VCCP
PR13 1M
Z2720
D D
VRON(25,35,38)
2
PQ6 DTC144EUA
1
PR15 1M
1 3
PR18 22C
Z2721
3
2
1
PQ7 2N7002E
PR20 22C
Z2722
3
2
1
PQ8 2N7002E
2
LAN_POWER(25)
2
PQ43
DTC144EUA
VIN LANVCC 10V
PR91 1M
LAN_POWER_G LAN_ON
PR92 1M
1 3
3
2
PR112 22C
Z2713
3
1
PQ25 2N7002E
PR77 1M
3
2
PQ37 2N7002E
PC95 2200P
1
4
Size Document Number Rev Custom
Date: Sheet
PROJECT : MA1
Quanta Computer Inc.
DISCHARGE
41 41Thursday, November 25, 2004
5
of
1A
Loading...