DELL 1435, 153 Schematics

1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
FM6B Hepburn Intel UMA
POWER
PG 54
FM6B M/B PCBFM6B M/B PCB
SYSTEM RESET CIRCUIT
BATT CHARGER
RUN POWER SW
+3.3V_SUS/+5V_SUS +5V/+3.3V/+1.8V
667 MHZ DDR II
PG 44
PG 46
PG 53
Merom or Penryn
(478 Micro-FCPGA)
800 MHz FSB
Crestline
1299 uFCBGA
PG 3,4
FAN & THERMAL
SMSC1423
PG 39
CLOCK
SLG8SP513V (QFN-64)
PG 17
LVDS
SDVO IHDA
POWER
+1.5V_RUN/+1.05V_VCCP
REGULATOR
+1.8V_SUS/+1.25V_RUN /+0.9V_DDR_VTT
SiI1392
PG 18
A A
AC/BATT CONNECTOR
DDR2-SODIMM1
B B
VER : 3B
PG 48
PG 49
Panel Connector
HDMI
HDMI CONN.
CPU VRREGULATOR
PG 51
DC/DC
+3.3V_ALW/+5V_ALW/+15V_ALW
PG 52
PG 26
PG 26
PG 15,16
DDR2-SODIMM2
PG 15,16
667 MHZ DDR II
SATA-ODD
PG 36
SATA-HDD
PG 36
SATA
SATA
DMI interface
ICH8-M
PG 5,6,7,8,9,10
USB2.0 x 4 PCIEx1
PCIEx1 USB2.0
PCIEx2 USB2.0
C C
SiI1392
IHDA USB2.0
AUDIO/AMP
STAC9228 /92HD73C
PG 40
Camera + D-MIC
PG 41
676 BGA
PG 11,12,13,14
LPC
PCIEx1 USB2.0 USB2.0
CIR
Audio SPK conn
Audio Jacks x3
PG 41PG 40
KBC
ITE8512
18X8
PG 31
SPI PS/2
USER
D D
INTERFACE
PG 38
FLASH 2Mbyts
Touchpad
TSOP36136TR
PG 37
Keyboard
PG 37
PG 32 PG 37
1
2
3
4
VGA
Biometric
PG 38
33MHz PCI
USB conn x 4
8-in-1 Card Reader
5
R5C833
6
PG 35
CRT CONN.
PG 27
LAN BCM5784M
PG 42
RJ45/Magnetics
EXPRESS-CARD
R5538
MINI-CARD
WLAN
MINI-CARD
WWAN
MINI-CARD
WPAN
1394
1394 CONN.
Card Reader CONN.
Title
Title
Title
Schematic Block Diagram1
Schematic Block Diagram1
Schematic Block Diagram1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
FM6B 3A
FM6B 3A
FM6B 3A
Date: Sheet of
Date: Sheet of
Date: Sheet
PG 30
PG 34
PG 33
PG 33
QUANTA
QUANTA
QUANTA COMPUTER
7
PG 29
PG 30PG 28
165Wednesday, February 27, 2008
165Wednesday, February 27, 2008
165Wednesday, February 27, 2008
PG 43
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
Table of Contents Power States
PAGE DESCRIPTION
Schematic Block Diagram
1 2
Front Page
3-4
Merom
5-10
Crestline ICH8M
A A
B B
C C
11-14 15-16
DDRII SO-DIMM(200P)
17
Clock Generator
18
HDMI
23
LCD Conn. & SSP
24
CRT Conn
25
SATA Conn
26-27
CARD READER/Conn & 1394
28
Express Card & Smart Card Mini Card
29-30
31
SIO (ITE8512)
32
FLASH/RTC
33
USB
35
TP / KEYBOARD
36
SWITCH /LED
37
FAN & Thermal
38-39
Audio CODEC(ALC888)/Phone Jack LOM / Switch
40-41
System Reset Circuit
44
Battery Selector & Charger
46
1.05VCCP / 1.5VRUJN
48 49
DDR2_1.8VSUS, 0.9V CPU_ISL6266(2phase)
51
52
MAX8744 (+5.5V,+3,3V) RUN Power Switch
53 54
DCIN,Batt PAD& SCREW
55
EMI CAP
56 57
SMBUS BLOCK
Power Block Dianram
58
POWER PLANE
+PWR_SRC +RTC_CELL +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN +5V_SUS +3.3V_SUS +1.8V_SUS +0.9V_DDR_VTT +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +1.25V_RUN +1.05V_VCCP +VCC_CORE +LCDVCC +5V_MOD +5V_HDD +PBATT +SBATT
10V~+19V
+3.0V~+3.3V
+3.3V +5V +15V +3.3V +5V +3.3V +1.8V +0.9V +5V +3.3V +1.8V +1.5V +1.25V +1.05V
+0.7V~+1.77V
+3.3V +5V
+5V +10V~+17V +10V~+17V
GND PLANE PAGE
8731AGND AGND_0.9V AGND_DC/DC AGND_DC2 AGND_DDR AGND_ISL6260
GND
46
49
52
48
49
51
ALL
4,26,32,34,46,48,49,51,52,56
11,14,31,32 3,31,32,34,36,37,38,44,46,49,52,53,54
35,36,46,48,49,52,53,54,56 26,36,37,52,53 42,43 14,38,51,53 3,11,12,13,14,26,30,37,38,43,48,49,51,53 6,8,9,15,48,49,53 16,49,53
14,18,27,36,37,38,39,40,41,53
14,18,27,36,37,38,39,40,41,53
18,38,53 4,9,14,30,33,34,48,53,56 6,9,14,49,53 3,4,5,6,8,9,11,14,48,56 4,51,56 26 36 36
DESCRIPTION
DESCRIPTION
MAIN POWER RTC 8051 POWER LCD/CHARGE POWER LARGE POWER LAN POWER SLP_S5# CTRLD POWER SLP_S5# CTRLD POWER SODIMM POWER SODIMM POWER SLP_S3# CTRLD POWER SLP_S3# CTRLD POWER SDVO POWER CALISTOGA/ICH8 POWER CALISTOGA/ICH8 POWER CPU/CALISTOGA/ICH8 POWER CPU CORE POWER LCD Power Module Power HDD Power MAIN BATTERY SECOND BATTERY
CONTROL SIGNAL
ALWON ALWON +5V_ALW AUX_ON SUS_ON
3.3V_SUS_ON DDR_ON
0.9V_DDR_VTT_ON RUN_ON
3.3V_RUN_ON RUN_ON
1.5V_RUN_ON
1.25V_RUN_ON
1.05V_RUN_ON IMVP_VR_ON
LCDVCC_TST_EN & ENVDD
MODC_EN# HDDC_EN# CHG_PBATT CHG_SBATT
ACTIVE INVOLTAGE PAGE
S0~S5 S0~S5 S0~S5 S0~S5 S0~S5
D D
QUANTA
QUANTA
QUANTA COMPUTER
Index & Power Status
Index & Power Status
Index & Power Status
FM6B 1A
FM6B 1A
FM6B 1A
7
265Wednesday, February 27, 2008
265Wednesday, February 27, 2008
265Wednesday, February 27, 2008
of
8
1
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
2
3
4
5
6
Date: Sheet
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
H_A#[3..16]5
A A
H_ADSTB#05 H_REQ#[0..4]5
H_A#[17..35]5
B B
H_ADSTB#15
H_A20M#11
H_FERR#11
H_IGNNE#11 H_STPCLK#11
H_INTR11 H_NMI11 H_SMI#11
C C
H_A#[3..16]
H_REQ#[0..4]
H_A#[17..35]
H_A#3 H_A#4 H_A#5 H_A#6 H_A#7 H_A#8 H_A#9 H_A#10 H_A#11 H_A#12 H_A#13 H_A#14 H_A#15 H_A#16
H_REQ#0 H_REQ#1 H_REQ#2 H_REQ#3 H_REQ#4
H_A#17 H_A#18 H_A#19 H_A#20 H_A#21 H_A#22 H_A#23 H_A#24 H_A#25 H_A#26 H_A#27 H_A#28 H_A#29 H_A#30 H_A#31 H_A#32 H_A#33 H_A#34 H_A#35
Populate ITP700Flex for bringup
+1.05V_VCCP
12
R2651R26
R19
R343
R343 *51/F_NC
*51/F_NC
ITP_TDI ITP_TMS ITP_TCK ITP_TDO ITP_TRST#
H_RESET# ITP_DBRESET#
ITP_TCK
D D
Layout Note: Place R8 close ITP.
CLK_ITP_BCLK#17 CLK_ITP_BCLK17
R16 27/FR16 27/F
12
R17 649/FR17 649/F
12
1
ITP_TCK
ITP_TRST#
R19
51
39/F
39/F
1 2
1 2
R344 *0_NCR344 *0_NC
1 2
R345 *22.6/F_NCR345 *22.6/F_NC
1 2
U19A
U19A
J4
A[3]#
L5
A[4]#
L4
A[5]#
K5
A[6]#
M3
A[7]#
N2
A[8]#
J1
A[9]#
N3
P5 P2 L2 P4
P1 R1 M1
K3 H2
K2
J3
L1
Y2 U5 R3 W6 U4
Y5 U1 R4
T5
T3 W2 W5
Y4 U2
V4 W3
AA4 AB2 AA3
V1
A6
A5 C4
D5 C6
B4
A3 M4
N5
T2
V3
B2 C3 D2
D22
D3
F6
R23
R23 150
150
1 2
1 2 5 7 3
12
11
8 9
10
14
16
18
20
22
A[10]# A[11]# A[12]# A[13]# A[14]# A[15]# A[16]# ADSTB[0]#
REQ[0]# REQ[1]# REQ[2]# REQ[3]# REQ[4]#
A[17]# A[18]# A[19]# A[20]# A[21]# A[22]# A[23]# A[24]# A[25]# A[26]# A[27]# A[28]# A[29]# A[30]# A[31]# A[32]# A[33]# A[34]# A[35]# ADSTB[1]#
A20M# FERR# IGNNE#
STPCLK# LINT0 LINT1 SMI#
RSVD[01] RSVD[02] RSVD[03] RSVD[04] RSVD[05] RSVD[06] RSVD[07] RSVD[08] RSVD[09] RSVD[10]
JITP1
JITP1
TDI TMS TCK TDO TRST#
RESET#
FBO BCLKN
BCLKP
GND0 GND1 GND2 GND3 GND4 GND5
2
ADDR GROUP 0
ADDR GROUP 0
ADDR GROUP 1
ADDR GROUP 1
THERMAL
THERMAL
PROCHOT#
ICH
ICH
THERMTRIP#
RESERVED
RESERVED
H1
ADS#
E2
BNR#
G5
BPRI#
H5
DEFER#
F21
DRDY#
E1
DBSY#
F1
BR0#
D20
IERR#
B3
INIT#
H4
LOCK#
CONTROL
CONTROL
C1
RESET#
F3
RS[0]#
F4
RS[1]#
G3
RS[2]#
G2
TRDY#
G6
HIT#
E4
HITM#
AD4
BPM[0]#
AD3
BPM[1]#
AD1
BPM[2]#
AC4
BPM[3]#
AC2
PRDY#
AC1
PREQ#
AC5
TCK
AA6
TDI
AB3
TDO
AB5
TMS
AB6
TRST#
XDP/ITP SIGNALS
XDP/ITP SIGNALS
C20
DBR#
D21 A24
THERMDA
B25
THERMDC
C7
H CLK
H CLK
A22
BCLK[0]
A21
BCLK[1]
H_THERMDA H_THERMDC
47387-4784
47387-4784
Layout Note: Place couple 0.1uF Decoupling caps with in 0.1" ITP connector.
VTT0 VTT1
VTAP
DBR# DBA#
BPM0# BPM1# BPM2# BPM3# BPM4# BPM5#
NC0
NC1 GND_0 GND_1
*ITP700Flex_NC
*ITP700Flex_NC
R73 56R73 56
H_IERR#
1 2
R45 0 0603R45 0 0603
1 2
ITP_BPM#0 ITP_BPM#1 ITP_BPM#2 ITP_BPM#3 ITP_BPM#4 ITP_BPM#5 ITP_TCK ITP_TDI ITP_TDO ITP_TMS ITP_TRST# ITP_DBRESET#
R4156R41
56
H_PROCHOT# H_THERMDA H_THERMDC
H_THERM
H_THERM
R7056R70
56
1 2
C476 *2200P_NC
C476 *2200P_NC
1 2
+1.05V_VCCP +3.3V_SUS
C416 *0.1U_NC 10C416 *0.1U_NC 10
27
C418 *0.1U_NC 10C418 *0.1U_NC 10
28 26
25 24
ITP_BPM#0
23
ITP_BPM#1
21
ITP_BPM#2
19
ITP_BPM#3
17
ITP_BPM#4
15
ITP_BPM#5
13 4 6 29 30
3
H_ADS# 5 H_BNR# 5 H_BPRI# 5
H_DEFER# 5 H_DRDY# 5 H_DBSY# 5 H_BR0# 5
+1.05V_VCCP H_INIT# 11 H_LOCK# 5
H_RESET#
H_RS#0 5 H_RS#1 5 H_RS#2 5 H_TRDY# 5
H_HIT# 5 H_HITM# 5
ITP_DBRESET# 13
12
+1.05V_VCCP
T3PAD T3PAD
H_THERMDA 39
H_THERMDC 39
+1.05V_VCCP
CLK_CPU_BCLK 17 CLK_CPU_BCLK# 17
50
50
12
12
R74 150R74 150
Layout Note: Place R74,R26, R19, R23, R16 , R17 close to CPU
+1.05V_VCCP
H_PROCHOT#
12
Layout Note: Place R44
12
close to
R44
R44 51/F
51/F
CPU.
H_RESET# 5
Layout Note: Place voltage divider within
0.5" of GTLREF pin
+1.05V_VCCP
1 2 12
+1.05V_VCCP
Q14
Q14
*2N7002W-7-F_NC
*2N7002W-7-F_NC
+3.3V_RUN
H_THERM
2
Q72
Q72
MMST3904-7-F
MMST3904-7-F
R362
R362 1K/F
1K/F
R363
R363 2K/F
2K/F
2
31
R368
R368 10M
10M
1 3
TDI TMS TRST# TCK TDO
ITP_EN
4
H_D#[0..63]5
H_DSTBN#05 H_DSTBP#05 H_DINV#05
H_D#[0..63]5
H_DSTBN#15 H_DSTBP#15 H_DINV#15
CPU_MCH_BSEL06,17 CPU_MCH_BSEL16,17 CPU_MCH_BSEL26,17
Voltage Level shift
+3.3V_ALW
R40
R40 *2.2K_NC
*2.2K_NC
1 2
CPU_PROCHOT#
31
Q41
Q41 2N7002W-7-F
2N7002W-7-F
2
12
C687
C687
0.1U
0.1U
10
10
ITP disable guidelinesSignal Resistor Value 150 ohm +/- 5% 39 ohm +/- 5% 680 ohm +/- 5% 27 ohm +/- 5%Open
R268 Depop
H_D#[0..63] H_D#[0..63]
H_D#[0..63]
Place C close to the CPU_TEST4 pin. Make sure CPU_TEST4 routing is reference to GND and away from other noisy signal.
H_THERMTRIP# 6,52
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15
H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31
V_CPU_GTLREF CPU_TEST1 CPU_TEST2 CPU_TEST3 CPU_TEST4 CPU_TEST5 CPU_TEST6
R53 *1K/F_NCR53 *1K/F_NC R52 *1K/F_NCR52 *1K/F_NC C434 *0.1U_NC
C434 *0.1U_NC
12
10
10
R371 *0_NCR371 *0_NC
U19B
U19B
E22
D[0]#
F24
D[1]#
E26
D[2]#
G22
D[3]#
F23
D[4]#
G25
D[5]#
E25
D[6]#
E23 K24 G24
J24
J23 H22 F26 K22 H23
J26 H26 H25
N22 K25 P26 R23
L23 M24
L22 M23 P25 P23 P22 T24 R24
L25 T25 N25
L26 M26 N24
AD26
C23 D25 C24
AF26
AF1 A26
B22 B23 C21
47387-4784
47387-4784
CPU_TEST1
12
CPU_TEST2
12
CPU_TEST4
CPU_TEST6
D[7]# D[8]# D[9]# D[10]# D[11]# D[12]# D[13]# D[14]# D[15]# DSTBN[0]# DSTBP[0]# DINV[0]#
D[16]# D[17]# D[18]# D[19]# D[20]# D[21]# D[22]# D[23]# D[24]# D[25]# D[26]# D[27]# D[28]# D[29]# D[30]# D[31]# DSTBN[1]# DSTBP[1]# DINV[1]#
GTLREF TEST1 TEST2 TEST3 TEST4 TEST5 TEST6
BSEL[0] BSEL[1] BSEL[2]
DATA GRP 0 DATA GRP 1
DATA GRP 0 DATA GRP 1
DATA GRP 2DATA GRP 3
DATA GRP 2DATA GRP 3
MISC
MISC
PWRGOOD
For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.
FSB 533 0 0 667 800
D[32]# D[33]# D[34]# D[35]# D[36]# D[37]# D[38]# D[39]# D[40]# D[41]# D[42]# D[43]# D[44]# D[45]# D[46]#
D[47]# DSTBN[2]# DSTBP[2]#
DINV[2]#
D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]# DSTBN[3]# DSTBP[3]#
DINV[3]# COMP[0]
COMP[1] COMP[2] COMP[3]
DPRSTP#
DPSLP#
DPWR#
SLP#
PSI#
T79PAD T79PAD T78PAD T78PAD
BCLK
133 166 200
Y22 AB24 V24 V26 V23 T22 U25 U23 Y25 W22 Y23 W24 W25 AA23 AA24 AB25 Y26 AA26 U22
AE24 AD24 AA21 AB22 AB21 AC26 AD20 AE22 AF23 AC25 AE21 AD21 AC22 AD23 AF22 AC23 AE25 AF24 AC20
R26 U26 AA1 Y1
E5 B5 D24 D6 D7 AE6
1105.12
1206.50
Connect To Resistor Placement
+3VRUN Close to CK410M Pin8
5
Within 2.0" of the ITPVTT
VTT
Within 2.0" of the ITP Within 2.0" of the ITP
GND
Within 2.0" of the ITP
GND
Within 2.0" of the ITP
VTT
Title
Title
Title
Merom Processor (HOST BUS)
Merom Processor (HOST BUS)
Merom Processor (HOST BUS)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
FM6B 1A
FM6B 1A
FM6B 1A
Date: Sheet of
Date: Sheet of
6
Date: Sheet
H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47
H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
COMP0 COMP1 COMP2 COMP3
CPU_TEST3 CPU_TEST5
H_D#[0..63]
Note: H_DPRTSTP need to daisy chain from ICH8 to IMVP6 to CPU.
H_D#[0..63] 5
H_DSTBN#2 5 H_DSTBP#2 5 H_DINV#2 5
H_D#[0..63] 5
H_DSTBN#3 5 H_DSTBP#3 5 H_DINV#3 5
H_DPRSTP# 6,11,51 H_DPSLP# 11 H_DPWR# 5 H_PWRGOOD 11 H_CPUSLP# 5 H_PSI# 51
BSEL2 BSEL1 BSEL0
1
0
COMP0 COMP1 COMP2 COMP3
Comp0,2 connect with Zo=27.4ohm,Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5".Trace should be at least 25 mils away from any other toggling signal.
QUANTA
QUANTA
QUANTA COMPUTER
7
1
1
00
1
R28
R28
R30
R31
R31
54.9/F
54.9/F
1 2
R30
R32
27.4/F
27.4/F
1 2
R32
54.9/F
54.9/F
27.4/F
27.4/F
1 2
1 2
365Monday, February 25, 2008
365Monday, February 25, 2008
365Monday, February 25, 2008
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
+VCC_CORE +VCC_CORE
+VCC_CORE
A A
+VCC_CORE
All use 10U 4V(+-20%,X6S,0805)Pb-Free.
C15
C15 10U
10U
0805
0805 4
4
C20
C20 10U
10U
0805
0805 4
4
12
12
C16
C16 10U
10U
0805
0805 4
4
C21
C21 10U
10U
0805
0805 4
4
12
12
C17
C17 10U
10U
0805
0805 4
4
C22
C22 10U
10U
0805
0805 4
4
12
12
12
12
C18
C18 10U
10U
0805
0805 4
4
C23
C23 10U
10U
0805
0805 4
4
12
C19
C19 10U
10U
0805
0805 4
4
12
C24
C24 10U
10U
0805
0805 4
4
8 inside cavity, north side, secondary layer.
+VCC_CORE
C46
C46 10U
10U
0805
0805 4
4
C453
C453 10U
10U
0805
0805 4
4
12
12
12
B B
+VCC_CORE
12
C49
C49 10U
10U
0805
0805 4
4
C452
C452 10U
10U
0805
0805 4
4
12
12
C44
C44 10U
10U
0805
0805 4
4
C48
C48 10U
10U
0805
0805 4
4
12
C444
C444 10U
10U
0805
0805 4
4
12
C455
C455 10U
10U
0805
0805 4
4
12
C37
C37 10U
10U
0805
0805 4
4
12
C456
C456 10U
10U
0805
0805 4
4
8 inside cavity, south side, secondary layer.
+VCC_CORE
C43
C43 10U
10U
0805
0805 4
4
12
C454
C454 10U
10U
0805
0805 4
4
12
C38
C38 10U
10U
0805
0805 4
4
12
C45
C45 10U
10U
0805
0805 4
4
12
C47
C47 10U
10U
0805
0805 4
4
12
C457
C457 10U
10U
0805
0805 4
4
12
6 inside cavity, north side, primary layer.
+VCC_CORE
C C
12
C439
C439 10U
10U
0805
0805 4
4
12
C440
C440 10U
10U
0805
0805 4
4
12
C441
C441 10U
10U
0805
0805 4
4
12
C443
C443 10U
10U
0805
0805 4
4
12
C442
C442 10U
10U
0805
0805 4
4
12
C50
C50 10U
10U
0805
0805 4
4
6 inside cavity, south side, primary layer.
+1.05V_VCCP
12
Layout out: Place these inside socket cavity on North side secondary.
D D
C25
C25
0.1U
0.1U
10
10
12
C27
C27
0.1U
0.1U
10
10
12
C26
C26
0.1U
0.1U
10
10
12
C39
C39
0.1U
0.1U
10
10
12
C35
C35
0.1U
0.1U
10
10
12
C40
C40
0.1U
0.1U
10
10
+PWR_SRC
+
+
C435
C435 *100U_NC
*100U_NC
25
25
Layout Note: Need to add 100uF cap on PWR_SRC for cap singing. Place on PWR_SRC near +VCC_CORE.
AA10 AA12 AA13 AA15 AA17 AA18 AA20
AC10 AB10 AB12 AB14 AB15 AB17 AB18
A10 A12 A13 A15 A17 A18 A20
B10 B12 B14 B15 B17 B18 B20
C10 C12 C13 C15 C17 C18
D10 D12 D14 D15 D17 D18
E10 E12 E13 E15 E17 E18 E20
F10 F12 F14 F15 F17 F18 F20 AA7 AA9
AB9
A7 A9
B7 B9
C9
D9
E7 E9
F7 F9
U19C
U19C
VCC[001] VCC[002] VCC[003] VCC[004] VCC[005] VCC[006] VCC[007] VCC[008] VCC[009] VCC[010] VCC[011] VCC[012] VCC[013] VCC[014] VCC[015] VCC[016] VCC[017] VCC[018] VCC[019] VCC[020] VCC[021] VCC[022] VCC[023] VCC[024] VCC[025] VCC[026] VCC[027] VCC[028] VCC[029] VCC[030] VCC[031] VCC[032] VCC[033] VCC[034] VCC[035] VCC[036] VCC[037] VCC[038] VCC[039] VCC[040] VCC[041] VCC[042] VCC[043] VCC[044] VCC[045] VCC[046] VCC[047] VCC[048] VCC[049] VCC[050] VCC[051] VCC[052] VCC[053] VCC[054] VCC[055] VCC[056] VCC[057] VCC[058] VCC[059] VCC[060] VCC[061] VCC[062] VCC[063] VCC[064] VCC[065] VCC[066] VCC[067]
47387-4784
47387-4784
+
+
C450
C450 100U
100U
25
25
VCC[068] VCC[069] VCC[070] VCC[071] VCC[072] VCC[073] VCC[074] VCC[075] VCC[076] VCC[077] VCC[078] VCC[079] VCC[080] VCC[081] VCC[082] VCC[083] VCC[084] VCC[085] VCC[086] VCC[087] VCC[088] VCC[089] VCC[090] VCC[091] VCC[092] VCC[093] VCC[094] VCC[095] VCC[096] VCC[097] VCC[098] VCC[099] VCC[100]
VCCP[01] VCCP[02] VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16]
VCCA[01] VCCA[02]
VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6]
VCCSENSE
VSSSENSE
AB20 AB7 AC7 AC9 AC12 AC13 AC15 AC17 AC18 AD7 AD9 AD10 AD12 AD14 AD15 AD17 AD18 AE9 AE10 AE12 AE13 AE15 AE17 AE18 AE20 AF9 AF10 AF12 AF14 AF15 AF17 AF18 AF20
G21 V6 J6 K6 M6 J21 K21 M21 N21 N6 R21 R6 T21 T6 V21 W21
B26 C26
AD6 AF5 AE5 AF4 AE3 AF3 AE2
AF7
AE7
.
.
0220.8
+
+
C438
C438 100U
100U
25
25
VCCSENSE
VSSSENSE
+1.05V_VCCP
12
+
+
C30
C30 220U
220U
7343
7343 4
4
VID0 51 VID1 51 VID2 51 VID3 51 VID4 51 VID5 51 VID6 51
VCCSENSE 51
VSSSENSE 51
+
+
C447
C447 *100U_NC
*100U_NC
25
25
+1.5V_RUN
12
Layout Note: Place C468 near PIN B26.
VCCSENSE VSSSENSE
Route VCCSENSE and VSSSENSE traces at 27.4ohms and length matched to within 25 mil. Place PU and PD within 2 inch of CPU.
C468
C468
0.01U
0.01U
25
25
+VCC_CORE
12
12
12
R15
R15 100/F
100/F
R14
R14 100/F
100/F
C467
C467 10U
10U
0805
0805 4
4
U19D
U19D
A4
VSS[001]
A8
VSS[002]
A11
VSS[003]
A14
VSS[004]
A16
VSS[005]
A19
VSS[006]
A23
VSS[007]
AF2
VSS[008]
B6
VSS[009]
B8
VSS[010]
B11
VSS[011]
B13
VSS[012]
B16
VSS[013]
B19
VSS[014]
B21
VSS[015]
B24
VSS[016]
C5
VSS[017]
C8
VSS[018]
C11
VSS[019]
C14
VSS[020]
C16
VSS[021]
C19
VSS[022]
C2
VSS[023]
C22
VSS[024]
C25
VSS[025]
D1
VSS[026]
D4
VSS[027]
D8
VSS[028]
D11
VSS[029]
D13
VSS[030]
D16
VSS[031]
D19
VSS[032]
D23
VSS[033]
D26
VSS[034]
E3
VSS[035]
E6
VSS[036]
E8
VSS[037]
E11
VSS[038]
E14
VSS[039]
E16
VSS[040]
E19
VSS[041]
E21
VSS[042]
E24
VSS[043]
F5
VSS[044]
F8
VSS[045]
F11
VSS[046]
F13
VSS[047]
F16
VSS[048]
F19
VSS[049]
F2
VSS[050]
F22
VSS[051]
F25
VSS[052]
G4
VSS[053]
G1
VSS[054]
G23
VSS[055]
G26
VSS[056]
H3
VSS[057]
H6
VSS[058]
H21
VSS[059]
H24
VSS[060]
J2
VSS[061]
J5
VSS[062]
J22
VSS[063]
J25
VSS[064]
K1
VSS[065]
K4
VSS[066]
K23
VSS[067]
K26
VSS[068]
L3
VSS[069]
L6
VSS[070]
L21
VSS[071]
L24
VSS[072]
M2
VSS[073]
M5
VSS[074]
M22
VSS[075]
M25
VSS[076]
N1
VSS[077]
N4
VSS[078]
N23
VSS[079]
N26
VSS[080] VSS[081]P3VSS[162]
47387-4784
47387-4784
VSS[082] VSS[083] VSS[084] VSS[085] VSS[086] VSS[087] VSS[088] VSS[089] VSS[090] VSS[091] VSS[092] VSS[093] VSS[094] VSS[095] VSS[096] VSS[097] VSS[098] VSS[099] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161]
VSS[163]
P6 P21 P24 R2 R5 R22 R25 T1 T4 T23 T26 U3 U6 U21 U24 V2 V5 V22 V25 W1 W4 W23 W26 Y3 Y6 Y21 Y24 AA2 AA5 AA8 AA11 AA14 AA16 AA19 AA22 AA25 AB1 AB4 AB8 AB11 AB13 AB16 AB19 AB23 AB26 AC3 AC6 AC8 AC11 AC14 AC16 AC19 AC21 AC24 AD2 AD5 AD8 AD11 AD13 AD16 AD19 AD22 AD25 AE1 AE4 AE8 AE11 AE14 AE16 AE19 AE23 AE26 A2 AF6 AF8 AF11 AF13 AF16 AF19 AF21 A25 AF25
.
.
1
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
2
3
4
5
6
Date: Sheet
Merom Processor (POWER)
Merom Processor (POWER)
Merom Processor (POWER)
FM6B 1A
FM6B 1A
FM6B 1A
7
465Friday, February 22, 2008
465Friday, February 22, 2008
465Friday, February 22, 2008
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
U22A
H_D#[0..63]3
A A
+1.05V_VCCP
12
R87
R87 221/F
221/F
H_SWING
12
R88
R88 100/F
100/F
B B
+1.05V_VCCP
R145
R145
54.9/F
54.9/F
1 2
R89
R89
24.9/F
24.9/F
Layout Note:
1 2
H_RCOMP trace should be 10-mil wide with 20-mil
C C
D D
1
spacing.
R140
R140
54.9/F
54.9/F
1 2
H_SCOMP H_SCOMP#
H_RCOMP
2
C87
C87
0.1U
0.1U
1 2
10
10
+1.05V_VCCP
R86
R86 1K/F
1K/F
1 2
12
R92
R92 2K/F
2K/F
H_D#[0..63]
H_SWING H_RCOMP
H_SCOMP H_SCOMP#
R94 0
R94 0
H_RESET#3
H_CPUSLP#3
12
C94
C94
0.1U
0.1U
10
10
Layout Note: Place the 0.1 uF decoupling capacitor within 100 mils from GMCH pins.
3
1 2
H_REF
H_D#0 H_D#1 H_D#2 H_D#3 H_D#4 H_D#5 H_D#6 H_D#7 H_D#8 H_D#9 H_D#10 H_D#11 H_D#12 H_D#13 H_D#14 H_D#15 H_D#16 H_D#17 H_D#18 H_D#19 H_D#20 H_D#21 H_D#22 H_D#23 H_D#24 H_D#25 H_D#26 H_D#27 H_D#28 H_D#29 H_D#30 H_D#31 H_D#32 H_D#33 H_D#34 H_D#35 H_D#36 H_D#37 H_D#38 H_D#39 H_D#40 H_D#41 H_D#42 H_D#43 H_D#44 H_D#45 H_D#46 H_D#47 H_D#48 H_D#49 H_D#50 H_D#51 H_D#52 H_D#53 H_D#54 H_D#55 H_D#56 H_D#57 H_D#58 H_D#59 H_D#60 H_D#61 H_D#62 H_D#63
0603
0603
U22A
E2
H_D#_0
G2
H_D#_1
G7
H_D#_2
M6
H_D#_3
H7
H_D#_4
H3
H_D#_5
G4
H_D#_6
F3
H_D#_7
N8
H_D#_8
H2
H_D#_9
M10
H_D#_10
N12
H_D#_11
N9
H_D#_12
H5
H_D#_13
P13
H_D#_14
K9
H_D#_15
M2
H_D#_16
W10
H_D#_17
Y8
H_D#_18
V4
H_D#_19
M3
H_D#_20
J1
H_D#_21
N5
H_D#_22
N3
H_D#_23
W6
H_D#_24
W9
H_D#_25
N2
H_D#_26
Y7
H_D#_27
Y9
H_D#_28
P4
H_D#_29
W3
H_D#_30
N1
H_D#_31
AD12
H_D#_32
AE3
H_D#_33
AD9
H_D#_34
AC9
H_D#_35
AC7
H_D#_36
AC14
H_D#_37
AD11
H_D#_38
AC11
H_D#_39
AB2
H_D#_40
AD7
H_D#_41
AB1
H_D#_42
Y3
H_D#_43
AC6
H_D#_44
AE2
H_D#_45
AC5
H_D#_46
AG3
H_D#_47
AJ9
H_D#_48
AH8
H_D#_49
AJ14
H_D#_50
AE9
H_D#_51
AE11
H_D#_52
AH12
H_D#_53
AJ5
H_D#_54
AH5
H_D#_55
AJ6
H_D#_56
AE7
H_D#_57
AJ7
H_D#_58
AJ2
H_D#_59
AE5
H_D#_60
AJ3
H_D#_61
AH2
H_D#_62
AH13
H_D#_63
B3
H_SWING
C2
H_RCOMP
W1
H_SCOMP
W2
H_SCOMP#
B6
H_CPURST#
E5
H_CPUSLP#
B9
H_AVREF
A9
H_DVREF
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
4
H_ADSTB#_0 H_ADSTB#_1
HOST
HOST
H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3
H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3
H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8
H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22 H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31 H_A#_32 H_A#_33 H_A#_34 H_A#_35
H_ADS#
H_BNR#
H_BPRI#
H_BREQ#
H_DEFER#
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM# H_LOCK# H_TRDY#
H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3
H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4
H_RS#_0
H_RS#_1
H_RS#_2
H_A#3
J13
H_A#4
B11
H_A#5
C11
H_A#6
M11
H_A#7
C15
H_A#8
F16
H_A#9
L13
H_A#10
G17
H_A#11
C14
H_A#12
K16
H_A#13
B13
H_A#14
L16
H_A#15
J17
H_A#16
B14
H_A#17
K19
H_A#18
P15
H_A#19
R17
H_A#20
B16
H_A#21
H20
H_A#22
L19
H_A#23
D17
H_A#24
M17
H_A#25
N16
H_A#26
J19
H_A#27
B18
H_A#28
E19
H_A#29
B17
H_A#30
B15
H_A#31
E17
H_A#32
C18
H_A#33
A19
H_A#34
B19
H_A#35
N19 G12
H17 G20 C8 E8 F12 D6 C10 AM5 AM7 H8 K7 E4 C6 G10 B7
K5 L2 AD13 AE13
M7 K3 AD2 AH11
L7 K2 AC2 AJ10
M14 E13 A11 H13 B12
E12 D7 D8
5
H_A#[3..35]
H_ADS# 3 H_ADSTB#0 3 H_ADSTB#1 3 H_BNR# 3 H_BPRI# 3 H_BR0# 3 H_DEFER# 3 H_DBSY# 3 CLK_MCH_BCLK 17 CLK_MCH_BCLK# 17 H_DPWR# 3 H_DRDY# 3 H_HIT# 3 H_HITM# 3 H_LOCK# 3 H_TRDY# 3
H_DINV#0 3 H_DINV#1 3 H_DINV#2 3 H_DINV#3 3
H_DSTBN#0 3 H_DSTBN#1 3 H_DSTBN#2 3 H_DSTBN#3 3
H_DSTBP#0 3 H_DSTBP#1 3 H_DSTBP#2 3 H_DSTBP#3 3
H_REQ#0 3 H_REQ#1 3 H_REQ#2 3 H_REQ#3 3 H_REQ#4 3
H_RS#0 3 H_RS#1 3 H_RS#2 3
6
H_A#[3..35] 3
+1.05V_VCCP +1.05V_VCCP +1.05V_VCCP +1.05V_VCCP
C90
C113
C113 *0.1U_NC
*0.1U_NC
1 2
10
10
+1.05V_VCCP +1.05V_VCCP +1.05V_VCCP
C127
C127 *0.1U_NC
*0.1U_NC
1 2
10
10
Layout Note: C131 should be near AB1,AB2,AC2,Y3
C90 *0.1U_NC
*0.1U_NC
1 2
10
10
C149
C149 *0.1U_NC
*0.1U_NC
1 2
10
10
1 2
1 2
C131
C131 *0.1U_NC
*0.1U_NC
10
10
C146
C146 *0.1U_NC
*0.1U_NC
10
10
C129
C129 *0.1U_NC
*0.1U_NC
1 2
10
10
C90 should be near AD2,AE2,AG3,AE3
C113 should be near AC5,AC6,AD7,AC7,AC9,AD9,AD11,AC11,AD12,AD13,AC14
C127 should be near E2,F3,H2,H3,G4,H5,G7,H7
C129 should be near M6,L7,K9,M7,N8,N9,M10,M11,N12,P13
C149 should be near H13,J13,L13,M14,L16,K16,J17,H17
C146 should be near E13,G17,F16,C15,B14,C11,B11,A11,B12
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
Crestline (HOST)
Crestline (HOST)
Crestline (HOST)
FM6B 1A
FM6B 1A
FM6B 1A
7
565Friday, February 22, 2008
565Friday, February 22, 2008
565Friday, February 22, 2008
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
+1.8V_SUS
R195
R195 1K/F
1K/F
SM_RCOMP_VOH
12
A A
SM_RCOMP_VOL
12
Santa Rosa Platform MOW WW15 For 4Gb DRAM support, change Pin-BJ29 to DDR_A_MA14, change Pin-BE24 to DDR_B_MA14.
+3.3V_RUN
B B
+1.05V_VCCP
Layout Note: Location of all MCH_CFG strap resistors needs to be close to minmize stub.
C C
+3.3V_RUN
D D
12
C220
C220
0.01U
0.01U
25
25
12
C226
C226
0.01U
0.01U
25
25
DDR_A_MA1415,16 DDR_B_MA1415,16
R120 10KR120 10K
1 2
R112 10KR112 10K
1 2
R13156R131
1 2
CPU_MCH_BSEL03,17 CPU_MCH_BSEL13,17 CPU_MCH_BSEL23,17
PAD
PAD
R110 *4.02K/F_NCR110 *4.02K/F_NC
PADT8PAD PAD
PAD
R97 *4.02K/F_NCR97 *4.02K/F_NC
PAD
PAD PAD
PAD PAD
PAD PADT5PAD PADT6PAD PAD
PAD
R125 *4.02K/F_NCR125 *4.02K/F_NC
PAD
PAD PAD
PAD
R123 *4.02K/F_NCR123 *4.02K/F_NC R113 *4.02K/F_NCR113 *4.02K/F_NC
PM_BMBUSY#13
H_DPRSTP#3,11,51 PM_EXTTS#015 PM_EXTTS#115 ICH_PWRGD13,44
DPRSLPVR13,51
SB_NB_PCIE_RST#12
PLTRST#12,18,30,33,34,42
1
C218
C218
2.2U
2.2U
0805
0805 10
10
C227
C227
2.2U
2.2U
0805
0805 10
10
56
THERMTRIP_MCH#
T7PAD T7PAD T82
T82
12
T17PAD T17PAD T8 T10
T10
12
T20
T20
T16
T16
T12
T12 T5 T6 T13
T13
12
T15
T15 T14
T14
12 12
1 2 12
R194
R194
3.01K/F
3.01K/F
R192
R192 1K/F
1K/F
1 2
PM_EXTTS#0 PM_EXTTS#1
CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20
PM_EXTTS#0 PM_EXTTS#1
PLTRST#_R THERMTRIP_MCH#
1 2
R104 0R104 0
*0_NC
*0_NC
R167
R167
0
R1720R172
1 2
2
U22B
U22B
P36
RSVD1
P37
RSVD2
R35
RSVD3
N35
RSVD4
AR12
RSVD5
AR13
RSVD6
AM12
RSVD7
AN13
RSVD8
J12
RSVD9
AR37
RSVD10
AM36
RSVD11
AL36
RSVD12
AM37
RSVD13
D20
RSVD14
H10
RSVD20
B51
RSVD21
BJ20
RSVD22
BK22
RSVD23
BF19
RSVD24
BH20
RSVD25
BK18
RSVD26
BJ18
RSVD27
BF23
RSVD28
BG23
RSVD29
BC23
RSVD30
BD24
RSVD31
BJ29
RSVD32
BE24
RSVD33
BH39
RSVD34
AW20
RSVD35
BK20
RSVD36
C48
RSVD37
D47
RSVD38
B44
RSVD39
C44
RSVD40
A35
RSVD41
B37
RSVD42
B36
RSVD43
B34
RSVD44
C34
RSVD45
P27
CFG_0
N27
CFG_1
N24
CFG_2
C21
CFG_3
C23
CFG_4
F23
CFG_5
N23
CFG_6
G23
CFG_7
J20
CFG_8
C20
CFG_9
R24
CFG_10
L23
CFG_11
J23
CFG_12
E23
CFG_13
E20
CFG_14
K23
CFG_15
M20
CFG_16
M24
CFG_17
L32
CFG_18
N33
CFG_19
L35
CFG_20
G41
PM_BM_BUSY#
L39
PM_DPRSTP#
L36
PM_EXT_TS#_0
J36
PM_EXT_TS#_1
AW49
PWROK
AV20
RSTIN#
N20
THERMTRIP#
G36
DPRSLPVR
BJ51
NC_1
BK51
NC_2
BK50
NC_3
BL50
NC_4
BL49
NC_5
BL3
NC_6
BL2
NC_7
BK1
NC_8
BJ1
NC_9
E1
NC_10
A5
NC_11
C51
NC_12
B50
NC_13
A50
NC_14
A49
NC_15
BK2
NC_16
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
R168
R168
100
100
PLTRST#_R
12
2
DDR MUXINGCLKDMI
DDR MUXINGCLKDMI
CFGRSVD
CFGRSVD
PM
PM
GRAPHICS VIDME
GRAPHICS VIDME
NC
NC
MISC
MISC
3
SM_CK_0 SM_CK_1 SM_CK_3 SM_CK_4
SM_CK#_0 SM_CK#_1 SM_CK#_3 SM_CK#_4
SM_CKE_0 SM_CKE_1 SM_CKE_3 SM_CKE_4
SM_CS#_0 SM_CS#_1 SM_CS#_2 SM_CS#_3
SM_ODT_0 SM_ODT_1 SM_ODT_2 SM_ODT_3
SM_RCOMP
SM_RCOMP#
SM_RCOMP_VOH
SM_RCOMP_VOL
SM_VREF_0 SM_VREF_1
DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
PEG_CLK
PEG_CLK#
DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3
DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3
DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3
DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3
GFX_VID_0 GFX_VID_1 GFX_VID_2 GFX_VID_3
GFX_VR_EN
CL_CLK
CL_DATA
CL_PWROK
CL_RST#
CL_VREF
SDVO_CTRL_CLK
SDVO_CTRL_DATA
CLK_REQ#
ICH_SYNC#
TEST_1 TEST_2
3
AV29 BB23 BA25 AV23
AW30 BA23 AW25 AW23
BE29 AY32 BD39 BG37
BG20 BK16 BG16 BE13
BH18 BJ15 BJ14 BE16
BL15 BK14
BK31 BL31
AR49 AW4
B42 C42 H48 H47
K44 K45
AN47 AJ38 AN42 AN46
AM47 AJ39 AN41 AN45
AJ46 AJ41 AM40 AM44
AJ47 AJ42 AM39 AM43
E35 A39 C38 B39 E36
AM49 AK50 AT43 AN49 AM50
H35 K36 G39 G40
A37 R32
M_CLK_DDR0 15 M_CLK_DDR1 15 M_CLK_DDR3 15 M_CLK_DDR4 15
M_CLK_DDR#0 15 M_CLK_DDR#1 15 M_CLK_DDR#3 15 M_CLK_DDR#4 15
DDR_CKE0_DIMMA 15,16 DDR_CKE1_DIMMA 15,16 DDR_CKE3_DIMMB 15,16 DDR_CKE4_DIMMB 15,16
DDR_CS0_DIMMA# 15,16 DDR_CS1_DIMMA# 15,16 DDR_CS2_DIMMB# 15,16 DDR_CS3_DIMMB# 15,16
M_ODT0 15,16 M_ODT1 15,16 M_ODT2 15,16 M_ODT3 15,16
SMRCOMPP SMRCOMPN
SM_RCOMP_VOH SM_RCOMP_VOL
V_DDR_MCH_REF
T4 T80
T80 T81
T81 T83
T83 T84
T84
MCH_CLVREF
SDVO_CTRLCLK 18
SDVO_CTRLDATA 18 CLK_3GPLLREQ# 17 MCH_ICH_SYNC# 13
R130
R130 20K
20K
1 2
1 2
4
MCH_DREFCLK 17 MCH_DREFCLK# 17 DREF_SSCLK 17 DREF_SSCLK# 17
CLK_MCH_3GPLL 17 CLK_MCH_3GPLL# 17
DMI_MRX_ITX_N0 12 DMI_MRX_ITX_N1 12 DMI_MRX_ITX_N2 12 DMI_MRX_ITX_N3 12
DMI_MRX_ITX_P0 12 DMI_MRX_ITX_P1 12 DMI_MRX_ITX_P2 12 DMI_MRX_ITX_P3 12
DMI_MTX_IRX_N0 12 DMI_MTX_IRX_N1 12 DMI_MTX_IRX_N2 12 DMI_MTX_IRX_N3 12
DMI_MTX_IRX_P0 12 DMI_MTX_IRX_P1 12 DMI_MTX_IRX_P2 12 DMI_MTX_IRX_P3 12
PADT4PAD PAD
PAD PAD
PAD PAD
PAD PAD
PAD
CL_CLK0 13 CL_DATA0 13 ICH_CL_PWROK 13,31
ICH_CL_RST0# 13
R3790R379 0
4
5
BIA_PWM26 PANEL_BKEN31
L_IBG
R115
R115
2.4K/F
2.4K/F
1 2
UMA
+1.8V_SUS
R190
R190 20/F
20/F
SMRCOMPP SMRCOMPN
R191
R191 20/F
20/F
+1.25V_RUN
Non-iAMT
MCH_CLVREF
C192
C192
0.1U
0.1U
1 2
10
10
H_THERMTRIP#3,52
R108
R108 150/F
150/F
1 2
1 2
CFG5
CFG9
CFG16
CFG19
CFG20
G_CLK_DDC227 G_DAT_DDC227
R114
R114 150/F
150/F
LCD_DDCCLK26 LCD_DDCDAT26 ENVDD26
LCD_ACLK-26 LCD_ACLK+26 LCD_BCLK-26 LCD_BCLK+26
LCD_A0-26 LCD_A1-26 LCD_A2-26
12
LCD_A0+26 LCD_A1+26 LCD_A2+26
LCD_B0-26
12
LCD_B1-26 LCD_B2-26
LCD_B0+26 LCD_B1+26 LCD_B2+26
0229.18
R175
R175 1K/F
1K/F
1 2 12
R170
R170 392/F
392/F
VGA_BLU27 VGA_GRN27 VGA_RED27
VGAHSYNC27 VGAVSYNC27
R95 *0_NCR95 *0_NC
VGA_BLU VGA_GRN VGA_RED
R99
R99
Layout Note:
150/F
150/F
Place 150 ohm termination resistors
1 2
close to GMCH.
DMI X2 Select PCI Express
Graphic Lane FSB Dynamic
ODT DMI Lane
Reversal
SDVO/PCIE Concurrent Operation
T9PAD T9PAD
R101 30/FR101 30/F R377 1.3K/FR377 1.3K/F R96 30/FR96 30/F
SDVO_CRTL_DATA SDVO Present.
5
6
U22C
U22C
J40
L_BKLT_CTRL
H39
L_BKLT_EN
E39
L_CTRL_CLK
E40
LCD_DDCCLK LCD_DDCDAT
L_IBG
R582 75/FR582 75/F R583 75/FR583 75/F R584 75/FR584 75/F
VGA_BLU VGA_GRN VGA_RED
1 2 1 2 1 2
THERMTRIP_MCH#
L_CTRL_DATA
C37
L_DDC_CLK
D35
L_DDC_DATA
K40
L_VDD_EN
L41
LVDS_IBG
L43
LVDS_VBG
N41
LVDS_VREFH
N40
LVDS_VREFL
D46
LVDSA_CLK#
C45
LVDSA_CLK
D44
LVDSB_CLK#
E42
LVDSB_CLK
G51
LVDSA_DATA#_0
E51
LVDSA_DATA#_1
F49
LVDSA_DATA#_2
G50
LVDSA_DATA_0
E50
LVDSA_DATA_1
F48
LVDSA_DATA_2
G44
LVDSB_DATA#_0
B47
LVDSB_DATA#_1
B45
LVDSB_DATA#_2
E44
LVDSB_DATA_0
A47
LVDSB_DATA_1
A45
LVDSB_DATA_2
E27
TVA_DAC
G27
TVB_DAC
K27
TVC_DAC
F27
TVA_RTN
J27
TVB_RTN
L27
TVC_RTN
M35
TV_DCONSEL_0
P33
TV_DCONSEL_1
H32
CRT_BLUE
G32
CRT_BLUE#
K29
CRT_GREEN
J29
CRT_GREEN#
F29
CRT_RED
E29
CRT_RED#
K33
CRT_DDC_CLK
G35
CRT_DDC_DATA
F33
CRT_HSYNC
C32
CRT_TVO_IREF
E33
CRT_VSYNC
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
UMA
Low=DMIx2 High=DMIx4(Default)
Low= Reveise Lane High=Normal operation
Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
Low=Normal(default). High=Lane Reversed
Low=Only SDVO or PCIEx1 is operational (defaults) High=SDVO and PCIEx1 are operating simultaneously via PEG port
Low=No SDVO Device Present (default) High=SDVO Device Present
6
7
VCC3G_PCIE_R
PEG_RX_0 PEG_RX_1 PEG_RX_2 PEG_RX_3 PEG_RX_4 PEG_RX_5 PEG_RX_6 PEG_RX_7 PEG_RX_8 PEG_RX_9
PEG_TX_0 PEG_TX_1 PEG_TX_2 PEG_TX_3 PEG_TX_4 PEG_TX_5 PEG_TX_6 PEG_TX_7 PEG_TX_8 PEG_TX_9
12 12
C107 0.1U 10C107 0.1U 10 C104 0.1U 10C104 0.1U 10 C99 0.1U 10C99 0.1U 10 C98 0.1U 10C98 0.1U 10
C111 0.1U 10C111 0.1U 10 C110 0.1U 10C110 0.1U 10 C101 0.1U 10C101 0.1U 10 C100 0.1U 10C100 0.1U 10
N43 M43
J51 L51 N47 T45 T50 U40 Y44 Y40 AB51 W49 AD44 AD40 AG46 AH49 AG45 AG41
J50 L50 M47 U44 T49 T41 W45 W41 AB50 Y48 AC45 AC41 AH47 AG49 AH45 AG42
N45 U39 U47 N51 R50 T42 Y43 W46 W38 AD39 AC46 AC49 AC42 AH39 AE49 AH44
M45 T38 T46 N50 R51 U43 W42 Y47 Y39 AC38 AD47 AC50 AD43 AG39 AE50 AH43
1 2 1 2 1 2 1 2
1 2 1 2 1 2 1 2
SDVOB_INT-
SDVOB_INT+
DVO_RED#_C DVO_GREEN#_C DVO_BLUE#_C DVO_CLK#_C
DVO_RED_C DVO_GREEN_C DVO_BLUE_C DVO_CLK_C
LCD_DDCCLK LCD_DDCDAT
PEG_COMPI
PEG_COMPO
PEG_RX#_0 PEG_RX#_1 PEG_RX#_2 PEG_RX#_3 PEG_RX#_4 PEG_RX#_5 PEG_RX#_6 PEG_RX#_7 PEG_RX#_8
LVDS
LVDS
TV VGA
TV VGA
+3.3V_RUN
PEG_RX#_9 PEG_RX#_10 PEG_RX#_11 PEG_RX#_12 PEG_RX#_13 PEG_RX#_14 PEG_RX#_15
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15
PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10 PEG_TX#_11
PCI-EXPRESS GRAPHICS
PCI-EXPRESS GRAPHICS
PEG_TX#_12 PEG_TX#_13 PEG_TX#_14 PEG_TX#_15
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15
R98 2.2KR98 2.2K R103 2.2KR103 2.2K
DVO_RED#_C DVO_GREEN#_C DVO_BLUE#_C DVO_CLK#_C
DVO_RED_C DVO_GREEN_C DVO_BLUE_C DVO_CLK_C
8
R121 24.9/FR121 24.9/F
1 2
UMA
SDVOB_RED- 18 SDVOB_GREEN- 18 SDVOB_BLUE- 18 SDVOB_CLK- 18
SDVOB_RED+ 18 SDVOB_GREEN+ 18 SDVOB_BLUE+ 18 SDVOB_CLK+ 18
+VCC_PEG
SDVOB_INT- 18
SDVOB_INT+ 18
DC Blocked Cap.
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
Crestline (VGA,DMI)
Crestline (VGA,DMI)
Crestline (VGA,DMI)
FM6B 1A
FM6B 1A
FM6B 1A
7
665Friday, February 29, 2008
665Friday, February 29, 2008
665Friday, February 29, 2008
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
DDR_A_D[0..63]15
A A
B B
C C
DDR_A_D0 DDR_A_D1 DDR_A_D2 DDR_A_D3 DDR_A_D4 DDR_A_D5 DDR_A_D6 DDR_A_D7 DDR_A_D8 DDR_A_D9 DDR_A_D10 DDR_A_D11 DDR_A_D12 DDR_A_D13 DDR_A_D14 DDR_A_D15 DDR_A_D16 DDR_A_D17 DDR_A_D18 DDR_A_D19 DDR_A_D20 DDR_A_D21 DDR_A_D22 DDR_A_D23 DDR_A_D24 DDR_A_D25 DDR_A_D26 DDR_A_D27 DDR_A_D28 DDR_A_D29 DDR_A_D30 DDR_A_D31 DDR_A_D32 DDR_A_D33 DDR_A_D34 DDR_A_D35 DDR_A_D36 DDR_A_D37 DDR_A_D38 DDR_A_D39 DDR_A_D40 DDR_A_D41 DDR_A_D42 DDR_A_D43 DDR_A_D44 DDR_A_D45 DDR_A_D46 DDR_A_D47 DDR_A_D48 DDR_A_D49 DDR_A_D50 DDR_A_D51 DDR_A_D52 DDR_A_D53 DDR_A_D54 DDR_A_D55 DDR_A_D56 DDR_A_D57 DDR_A_D58 DDR_A_D59 DDR_A_D60 DDR_A_D61 DDR_A_D62 DDR_A_D63
U22D
U22D
AR43
SA_DQ_0
AW44
SA_DQ_1
BA45
SA_DQ_2
AY46
SA_DQ_3
AR41
SA_DQ_4
AR45
SA_DQ_5
AT42
SA_DQ_6
AW47
SA_DQ_7
BB45
SA_DQ_8
BF48
SA_DQ_9
BG47
SA_DQ_10
BJ45
SA_DQ_11
BB47
SA_DQ_12
BG50
SA_DQ_13
BH49
SA_DQ_14
BE45
SA_DQ_15
AW43
SA_DQ_16
BE44
SA_DQ_17
BG42
SA_DQ_18
BE40
SA_DQ_19
BF44
SA_DQ_20
BH45
SA_DQ_21
BG40
SA_DQ_22
BF40
SA_DQ_23
AR40
SA_DQ_24
AW40
SA_DQ_25
AT39
SA_DQ_26
AW36
SA_DQ_27
AW41
SA_DQ_28
AY41
SA_DQ_29
AV38
SA_DQ_30
AT38
SA_DQ_31
AV13
SA_DQ_32
AT13
SA_DQ_33
AW11
SA_DQ_34
AV11
SA_DQ_35
AU15
SA_DQ_36
AT11
SA_DQ_37
BA13
SA_DQ_38
BA11
SA_DQ_39
BE10
SA_DQ_40
BD10
SA_DQ_41
BD8
SA_DQ_42
AY9
SA_DQ_43
BG10
SA_DQ_44
AW9
SA_DQ_45
BD7
SA_DQ_46
BB9
SA_DQ_47
BB5
SA_DQ_48
AY7
SA_DQ_49
AT5
SA_DQ_50
AT7
SA_DQ_51
AY6
SA_DQ_52
BB7
SA_DQ_53
AR5
SA_DQ_54
AR8
SA_DQ_55
AR9
SA_DQ_56
AN3
SA_DQ_57
AM8
SA_DQ_58
AN10
SA_DQ_59
AT9
SA_DQ_60
AN9
SA_DQ_61
AM9
SA_DQ_62
AN11
SA_DQ_63
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
DDR_A_BS0
BB19
SA_BS_0 SA_BS_1 SA_BS_2
SA_CAS# SA_DM_0
SA_DM_1 SA_DM_2 SA_DM_3 SA_DM_4 SA_DM_5 SA_DM_6 SA_DM_7
SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6
SA_DQS_7 SA_DQS#_0 SA_DQS#_1 SA_DQS#_2 SA_DQS#_3 SA_DQS#_4 SA_DQS#_5 SA_DQS#_6 SA_DQS#_7
SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8
SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13
SA_RAS#
SA_RCVEN#
DDR SYSTEM MEMORY A
DDR SYSTEM MEMORY A
SA_WE#
BK19 BF29
BL17 AT45
BD44 BD42 AW38 AW13 BG8 AY5 AN6
AT46 BE48 BB43 BC37 BB16 BH6 BB2 AP3 AT47 BD47 BC41 BA37 BA16 BH7 BC1 AP2
BJ19 BD20 BK27 BH28 BL24 BK28 BJ27 BJ25 BL28 BA28 BC19 BE28 BG30 BJ16
BE18 AY20
BA19
DDR_A_BS1 DDR_A_BS2
DDR_A_CAS# DDR_A_DM0
DDR_A_DM1 DDR_A_DM2 DDR_A_DM3 DDR_A_DM4 DDR_A_DM5 DDR_A_DM6 DDR_A_DM7
DDR_A_DQS0 DDR_A_DQS1 DDR_A_DQS2 DDR_A_DQS3 DDR_A_DQS4 DDR_A_DQS5 DDR_A_DQS6 DDR_A_DQS7 DDR_A_DQS#0 DDR_A_DQS#1 DDR_A_DQS#2 DDR_A_DQS#3 DDR_A_DQS#4 DDR_A_DQS#5 DDR_A_DQS#6 DDR_A_DQS#7
DDR_A_MA0 DDR_A_MA1 DDR_A_MA2 DDR_A_MA3 DDR_A_MA4 DDR_A_MA5 DDR_A_MA6 DDR_A_MA7 DDR_A_MA8 DDR_A_MA9 DDR_A_MA10 DDR_A_MA11 DDR_A_MA12 DDR_A_MA13
DDR_A_RAS#
DDR_A_WE#
DDR_A_BS0 15,16 DDR_A_BS1 15,16 DDR_A_BS2 15,16
DDR_A_CAS# 15,16 DDR_A_DM[0..7] 15
DDR_A_DQS[0..7] 15
DDR_A_DQS#[0..7] 15
DDR_A_MA[0..13] 15,16
DDR_A_RAS# 15,16
T23 PADT23 PAD
DDR_A_WE# 15,16
DDR_B_D[0..63]15
DDR_B_D0 DDR_B_D1 DDR_B_D2 DDR_B_D3 DDR_B_D4 DDR_B_D5 DDR_B_D6 DDR_B_D7 DDR_B_D8 DDR_B_D9 DDR_B_D10 DDR_B_D11 DDR_B_D12 DDR_B_D13 DDR_B_D14 DDR_B_D15 DDR_B_D16 DDR_B_D17 DDR_B_D18 DDR_B_D19 DDR_B_D20 DDR_B_D21 DDR_B_D22 DDR_B_D23 DDR_B_D24 DDR_B_D25 DDR_B_D26 DDR_B_D27 DDR_B_D28 DDR_B_D29 DDR_B_D30 DDR_B_D31 DDR_B_D32 DDR_B_D33 DDR_B_D34 DDR_B_D35 DDR_B_D36 DDR_B_D37 DDR_B_D38 DDR_B_D39 DDR_B_D40 DDR_B_D41 DDR_B_D42 DDR_B_D43 DDR_B_D44 DDR_B_D45 DDR_B_D46 DDR_B_D47 DDR_B_D48 DDR_B_D49 DDR_B_D50 DDR_B_D51 DDR_B_D52 DDR_B_D53 DDR_B_D54 DDR_B_D55 DDR_B_D56 DDR_B_D57 DDR_B_D58 DDR_B_D59 DDR_B_D60 DDR_B_D61 DDR_B_D62 DDR_B_D63
U22E
U22E
AP49
SB_DQ_0
AR51
SB_DQ_1
AW50
SB_DQ_2
AW51
SB_DQ_3
AN51
SB_DQ_4
AN50
SB_DQ_5
AV50
SB_DQ_6
AV49
SB_DQ_7
BA50
SB_DQ_8
BB50
SB_DQ_9
BA49
SB_DQ_10
BE50
SB_DQ_11
BA51
SB_DQ_12
AY49
SB_DQ_13
BF50
SB_DQ_14
BF49
SB_DQ_15
BJ50
SB_DQ_16
BJ44
SB_DQ_17
BJ43
SB_DQ_18
BL43
SB_DQ_19
BK47
SB_DQ_20
BK49
SB_DQ_21
BK43
SB_DQ_22
BK42
SB_DQ_23
BJ41
SB_DQ_24
BL41
SB_DQ_25
BJ37
SB_DQ_26
BJ36
SB_DQ_27
BK41
SB_DQ_28
BJ40
SB_DQ_29
BL35
SB_DQ_30
BK37
SB_DQ_31
BK13
SB_DQ_32
BE11
SB_DQ_33
BK11
SB_DQ_34
BC11
SB_DQ_35
BC13
SB_DQ_36
BE12
SB_DQ_37
BC12
SB_DQ_38
BG12
SB_DQ_39
BJ10
SB_DQ_40
BL9
SB_DQ_41
BK5
SB_DQ_42
BL5
SB_DQ_43
BK9
SB_DQ_44
BK10
SB_DQ_45
BJ8
SB_DQ_46
BJ6
SB_DQ_47
BF4
SB_DQ_48
BH5
SB_DQ_49
BG1
SB_DQ_50
BC2
SB_DQ_51
BK3
SB_DQ_52
BE4
SB_DQ_53
BD3
SB_DQ_54
BJ2
SB_DQ_55
BA3
SB_DQ_56
BB3
SB_DQ_57
AR1
SB_DQ_58
AT3
SB_DQ_59
AY2
SB_DQ_60
AY3
SB_DQ_61
AU2
SB_DQ_62
AT2
SB_DQ_63
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
DDR_B_BS0
AY17
SB_BS_0 SB_BS_1
SB_BS_2 SB_CAS# SB_DM_0
SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7
SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6
SB_DQS_7 SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4 SB_DQS#_5 SB_DQS#_6 SB_DQS#_7
SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8
SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13
SB_RAS#
SB_RCVEN#
SB_WE#
DDR SYSTEM MEMORY B
DDR SYSTEM MEMORY B
BG18 BG36
BE17 AR50
BD49 BK45 BL39 BH12 BJ7 BF3 AW2
AT50 BD50 BK46 BK39 BJ12 BL7 BE2 AV2 AU50 BC50 BL45 BK38 BK12 BK7 BF2 AV3
BC18 BG28 BG25 AW17 BF25 BE25 BA29 BC28 AY28 BD37 BG17 BE37 BA39 BG13
AV16 AY18
BC17
DDR_B_BS1 DDR_B_BS2
DDR_B_CAS# DDR_B_DM0
DDR_B_DM1 DDR_B_DM2 DDR_B_DM3 DDR_B_DM4 DDR_B_DM5 DDR_B_DM6 DDR_B_DM7
DDR_B_DQS0 DDR_B_DQS1 DDR_B_DQS2 DDR_B_DQS3 DDR_B_DQS4 DDR_B_DQS5 DDR_B_DQS6 DDR_B_DQS7 DDR_B_DQS#0 DDR_B_DQS#1 DDR_B_DQS#2 DDR_B_DQS#3 DDR_B_DQS#4 DDR_B_DQS#5 DDR_B_DQS#6 DDR_B_DQS#7
DDR_B_MA0 DDR_B_MA1 DDR_B_MA2 DDR_B_MA3 DDR_B_MA4 DDR_B_MA5 DDR_B_MA6 DDR_B_MA7 DDR_B_MA8 DDR_B_MA9 DDR_B_MA10 DDR_B_MA11 DDR_B_MA12 DDR_B_MA13
DDR_B_RAS#
DDR_B_WE#
DDR_B_BS0 15,16 DDR_B_BS1 15,16 DDR_B_BS2 15,16
DDR_B_CAS# 15,16 DDR_B_DM[0..7] 15
DDR_B_DQS[0..7] 15
DDR_B_DQS#[0..7] 15
DDR_B_MA[0..13] 15,16
DDR_B_RAS# 15,16
T24 PADT24 PAD
DDR_B_WE# 15,16
D D
QUANTA
QUANTA
QUANTA COMPUTER
Crestline (DDR2)
Crestline (DDR2)
Crestline (DDR2)
FM6B 1A
FM6B 1A
FM6B 1A
7
765Monday, February 25, 2008
765Monday, February 25, 2008
765Monday, February 25, 2008
of
8
1
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
2
3
4
5
6
Date: Sheet
5
hexainf@hotmail.com GRATUITO - FOR FREE
+1.05V_VCCP
D D
+1.8V_SUS
C C
+1.05V_VCCP
B B
A A
U22G
U22G
AT35
VCC_1
AT34
VCC_2
AH28
VCC_3
AC32
VCC_5
AC31
VCC_4
AK32
VCC_6
AJ31
VCC_7
AJ28
VCC_8
AH32
VCC_9
AH31
VCC_10
AH29
VCC_11
AF32
VCC_12
R30
VCC_13
AU32
VCC_SM_1
AU33
VCC_SM_2
AU35
VCC_SM_3
AV33
VCC_SM_4
AW33
VCC_SM_5
AW35
VCC_SM_6
AY35
VCC_SM_7
BA32
VCC_SM_8
BA33
VCC_SM_9
BA35
VCC_SM_10
BB33
VCC_SM_11
BC32
VCC_SM_12
BC33
VCC_SM_13
BC35
VCC_SM_14
BD32
VCC_SM_15
BD35
VCC_SM_16
BE32
VCC_SM_17
BE33
VCC_SM_18
BE35
VCC_SM_19
BF33
VCC_SM_20
BF34
VCC_SM_21
BG32
VCC_SM_22
BG33
VCC_SM_23
BG35
VCC_SM_24
BH32
VCC_SM_25
BH34
VCC_SM_26
BH35
VCC_SM_27
BJ32
VCC_SM_28
BJ33
VCC_SM_29
BJ34
VCC_SM_30
BK32
VCC_SM_31
BK33
VCC_SM_32
BK34
VCC_SM_33
BK35
VCC_SM_34
BL33
VCC_SM_35
AU30
VCC_SM_36
R20
VCC_AXG_1
T14
VCC_AXG_2
W13
VCC_AXG_3
W14
VCC_AXG_4
Y12
VCC_AXG_5
AA20
VCC_AXG_6
AA23
VCC_AXG_7
AA26
VCC_AXG_8
AA28
VCC_AXG_9
AB21
VCC_AXG_10
AB24
VCC_AXG_11
AB29
VCC_AXG_12
AC20
VCC_AXG_13
AC21
VCC_AXG_14
AC23
VCC_AXG_15
AC24
VCC_AXG_16
AC26
VCC_AXG_17
AC28
VCC_AXG_18
AC29
VCC_AXG_19
AD20
VCC_AXG_20
AD23
VCC_AXG_21
AD24
VCC_AXG_22
AD28
VCC_AXG_23
AF21
VCC_AXG_24
AF26
VCC_AXG_25
AA31
VCC_AXG_26
AH20
VCC_AXG_27
AH21
VCC_AXG_28
AH23
VCC_AXG_29
AH24
VCC_AXG_30
AH26
VCC_AXG_31
AD31
VCC_AXG_32
AJ20
VCC_AXG_33
AN14
VCC_AXG_34
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
5
VCC CORE
VCC CORE
POWER
POWER
VCC SMVCC GFX
VCC SMVCC GFX
VCC_AXG_NCTF_1 VCC_AXG_NCTF_2 VCC_AXG_NCTF_3 VCC_AXG_NCTF_4 VCC_AXG_NCTF_5 VCC_AXG_NCTF_6 VCC_AXG_NCTF_7 VCC_AXG_NCTF_8
VCC_AXG_NCTF_9 VCC_AXG_NCTF_10 VCC_AXG_NCTF_11 VCC_AXG_NCTF_12 VCC_AXG_NCTF_13 VCC_AXG_NCTF_14 VCC_AXG_NCTF_15 VCC_AXG_NCTF_16 VCC_AXG_NCTF_17 VCC_AXG_NCTF_18 VCC_AXG_NCTF_19 VCC_AXG_NCTF_20 VCC_AXG_NCTF_21 VCC_AXG_NCTF_22 VCC_AXG_NCTF_23 VCC_AXG_NCTF_24 VCC_AXG_NCTF_25 VCC_AXG_NCTF_26 VCC_AXG_NCTF_27 VCC_AXG_NCTF_28 VCC_AXG_NCTF_29 VCC_AXG_NCTF_30 VCC_AXG_NCTF_31 VCC_AXG_NCTF_32 VCC_AXG_NCTF_33 VCC_AXG_NCTF_34 VCC_AXG_NCTF_35 VCC_AXG_NCTF_36 VCC_AXG_NCTF_37 VCC_AXG_NCTF_38 VCC_AXG_NCTF_39 VCC_AXG_NCTF_40 VCC_AXG_NCTF_41 VCC_AXG_NCTF_42 VCC_AXG_NCTF_43 VCC_AXG_NCTF_44 VCC_AXG_NCTF_45 VCC_AXG_NCTF_46 VCC_AXG_NCTF_47 VCC_AXG_NCTF_48 VCC_AXG_NCTF_49 VCC_AXG_NCTF_50 VCC_AXG_NCTF_51 VCC_AXG_NCTF_52 VCC_AXG_NCTF_53 VCC_AXG_NCTF_54 VCC_AXG_NCTF_55
VCC GFX NCTF
VCC GFX NCTF
VCC_AXG_NCTF_56 VCC_AXG_NCTF_57 VCC_AXG_NCTF_58 VCC_AXG_NCTF_59 VCC_AXG_NCTF_60 VCC_AXG_NCTF_61 VCC_AXG_NCTF_62 VCC_AXG_NCTF_63 VCC_AXG_NCTF_64 VCC_AXG_NCTF_65 VCC_AXG_NCTF_66 VCC_AXG_NCTF_67 VCC_AXG_NCTF_68 VCC_AXG_NCTF_69 VCC_AXG_NCTF_70 VCC_AXG_NCTF_71 VCC_AXG_NCTF_72 VCC_AXG_NCTF_73 VCC_AXG_NCTF_74 VCC_AXG_NCTF_75 VCC_AXG_NCTF_76 VCC_AXG_NCTF_77 VCC_AXG_NCTF_78 VCC_AXG_NCTF_79 VCC_AXG_NCTF_80 VCC_AXG_NCTF_81 VCC_AXG_NCTF_82 VCC_AXG_NCTF_83
VCC_SM_LF1 VCC_SM_LF2 VCC_SM_LF3 VCC_SM_LF4 VCC_SM_LF5 VCC_SM_LF6 VCC_SM_LF7
VCC SM LF
VCC SM LF
T17 T18 T19 T21 T22 T23 T25 U15 U16 U17 U19 U20 U21 U23 U26 V16 V17 V19 V20 V21 V23 V24 Y15 Y16 Y17 Y19 Y20 Y21 Y23 Y24 Y26 Y28 Y29 AA16 AA17 AB16 AB19 AC16 AC17 AC19 AD15 AD16 AD17 AF16 AF19 AH15 AH16 AH17 AH19 AJ16 AJ17 AJ19 AK16 AK19 AL16 AL17 AL19 AL20 AL21 AL23 AM15 AM16 AM19 AM20 AM21 AM23 AP15 AP16 AP17 AP19 AP20 AP21 AP23 AP24 AR20 AR21 AR23 AR24 AR26 V26 V28 V29 Y31
AW45 BC39 BE39 BD17 BD4 AW8 AT6
4
VCCSM_LF1 VCCSM_LF2 VCCSM_LF3 VCCSM_LF4 VCCSM_LF5 VCCSM_LF6 VCCSM_LF7
4
+1.05V_VCCP
Layout Note: 370 mils from edge.
Layout Note: 370 mils from edge.
12
+
+
C123
C123 *220U_NC
*220U_NC
7343
7343
6.3
6.3
12
12
C148
C148
0.47U
0.47U
0603
0603 10
10
12
C209
C209
0.22U
0.22U
0603
0603 10
10
C186
C186
0.1U
0.1U
10
10
12
+
+
C95
C95 220U
220U
7343
7343
2.5
2.5
12
C156
C156
0.1U
0.1U
10
10
12
C185
C185
0.1U
0.1U
10
10
12
+
+
C106
C106 220U
220U
7343
7343
2.5
2.5
Layout Note: Inside GMCH cavity for VCC_AXG.
12
C155
C155
0.1U
0.1U
10
10
12
C171
C171 1U
1U
0603
0603 10
10
3
+3.3V_RUN
R79 10R79 10
1 2
12
+
+
+
+
C497
C497 220U
220U
7343
7343
2.5
2.5
12
C480
C480 *220U_NC
*220U_NC
7343
7343
6.3
6.3
12
C147
C147 10U
10U
0603
0603
6.3
6.3
+1.05V_VCCP
+1.05V_VCCP
+1.05V_VCCP
12
Layout Note: Inside GMCH cavity.
12
C140
C140 22U
22U
0805
0805 4
4
C138
C138 22U
22U
0805
0805 4
4
12
C142
C142
0.22U
0.22U
0603
0603 10
10
12
Non-iAMT
12
Layout Note: Place close to GMCH edge.
12
12
C207
C207
C206
C206
0.22U
0.22U
0.47U
0.47U
0603
0603
0603
0603
10
10
10
10
3
12
12
C202
C202 1U
1U
0603
0603 10
10
+VCC_GMCH_L
12
C169
C169
0.22U
0.22U
0603
0603 10
10
Layout Note: Inside GMCH cavity.
12
C167
C167
0.1U
0.1U
10
10
C524
C524 22U
22U
0805
0805 4
4
C194
C194 1U
1U
0603
0603 10
10
C165
C165
0.1U
0.1U
10
10
12
C182
C182
0.22U
0.22U
0603
0603 10
10
2
D8
D8
21
SDMK0340L-7-F
SDMK0340L-7-F
12
C154
C154
0.1U
0.1U
10
10
12
C173
C173
0.1U
0.1U
10
10
12
C183
C183
0.22U
0.22U
0603
0603 10
10
+1.8V_SUS
12
C195
C195
0.1U
0.1U
10
10
Layout Note: Place C195 where LVDS and DDR2 taps.
2
1
U22F
U22F
AB33
VCC_NCTF_1
AB36
VCC_NCTF_2
AB37
VCC_NCTF_3
AC33
VCC_NCTF_4
AC35
VCC_NCTF_5
AC36
VCC_NCTF_6
AD35
VCC_NCTF_7
AD36
VCC_NCTF_8
AF33
VCC_NCTF_9
AF36
VCC_NCTF_10
AH33
VCC_NCTF_11
AH35
VCC_NCTF_12
AH36
VCC_NCTF_13
AH37
VCC_NCTF_14
AJ33
VCC_NCTF_15
AJ35
VCC_NCTF_16
AK33
VCC_NCTF_17
AK35
VCC_NCTF_18
AK36
VCC_NCTF_19
AK37
VCC_NCTF_20
AD33
VCC_NCTF_21
AJ36
VCC_NCTF_22
AM35
VCC_NCTF_23
AL33
VCC_NCTF_24
AL35
VCC_NCTF_25
AA33
VCC_NCTF_26
AA35
VCC_NCTF_27
AA36
VCC_NCTF_28
AP35
VCC_NCTF_29
AP36
VCC_NCTF_30
AR35
VCC_NCTF_31
AR36
VCC_NCTF_32
Y32
VCC_NCTF_33
Y33
VCC_NCTF_34
Y35
VCC_NCTF_35
Y36
VCC_NCTF_36
Y37
VCC_NCTF_37
T30
VCC_NCTF_38
T34
VCC_NCTF_39
T35
VCC_NCTF_40
U29
VCC_NCTF_41
U31
VCC_NCTF_42
U32
VCC_NCTF_43
U33
VCC_NCTF_44
U35
VCC_NCTF_45
U36
VCC_NCTF_46
V32
VCC_NCTF_47
V33
VCC_NCTF_48
V36
VCC_NCTF_49
V37
VCC_NCTF_50
AL24
VCC_AXM_NCTF_1
AL26
VCC_AXM_NCTF_2
AL28
VCC_AXM_NCTF_3
AM26
VCC_AXM_NCTF_4
AM28
VCC_AXM_NCTF_5
AM29
VCC_AXM_NCTF_6
AM31
VCC_AXM_NCTF_7
AM32
VCC_AXM_NCTF_8
AM33
VCC_AXM_NCTF_9
AP29
VCC_AXM_NCTF_10
AP31
VCC_AXM_NCTF_11
AP32
VCC_AXM_NCTF_12
AP33
VCC_AXM_NCTF_13
AL29
VCC_AXM_NCTF_14
AL31
VCC_AXM_NCTF_15
AL32
VCC_AXM_NCTF_16
AR31
VCC_AXM_NCTF_17
AR32
VCC_AXM_NCTF_18
AR33
VCC_AXM_NCTF_19
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
VSS NCTF
VSS NCTF
VCC NCTF
VCC NCTF
POWER
POWER
VCC AXM NCTF
VCC AXM NCTF
VSS_NCTF_1 VSS_NCTF_2 VSS_NCTF_3 VSS_NCTF_4 VSS_NCTF_5 VSS_NCTF_6 VSS_NCTF_7 VSS_NCTF_8
VSS_NCTF_9 VSS_NCTF_10 VSS_NCTF_11 VSS_NCTF_12 VSS_NCTF_13 VSS_NCTF_14 VSS_NCTF_15 VSS_NCTF_16 VSS_NCTF_17 VSS_NCTF_18 VSS_NCTF_19 VSS_NCTF_20 VSS_NCTF_21
VSS SCBVCC AXM
VSS SCBVCC AXM
VCC_AXM_1 VCC_AXM_2 VCC_AXM_3 VCC_AXM_4 VCC_AXM_5 VCC_AXM_6 VCC_AXM_7
VSS_SCB1 VSS_SCB2 VSS_SCB3 VSS_SCB4 VSS_SCB5 VSS_SCB6
T27 T37 U24 U28 V31 V35 AA19 AB17 AB35 AD19 AD37 AF17 AF35 AK17 AM17 AM24 AP26 AP28 AR15 AR19 AR28
A3 B2 C1 BL1 BL51 A51
AT33 AT31 AK29 AK24 AK23 AJ26 AJ23
VCC_SM
12
+
+
C558
C558 330U
330U
7343
7343
2.5
2.5
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
12
12
C230
C230
C229
C229
22U
22U
22U
22U
0805
0805
0805
0805
4
4
4
4
Layout Note: Place on the edge.
QUANTA
QUANTA
QUANTA COMPUTER
Crestline (VCC,NCTF)
Crestline (VCC,NCTF)
Crestline (VCC,NCTF)
FM6B 1A
FM6B 1A
FM6B 1A
865Tuesday, February 26, 2008
865Tuesday, February 26, 2008
865Tuesday, February 26, 2008
1
+1.05V_VCCP
of
5
hexainf@hotmail.com GRATUITO - FOR FREE
FB_180ohm+-25%_100mHz_1500mA_0.09ohm DC
12
C470
C470
0.1U
0.1U
10
10
L51 10uH
L51 10uH
L10 10uH
L10 10uH
0220.5
R374 0R374 0
1 2
3
2
40mA MAx.
10uH+-20%_100mA
12
0805
0805
12
0805
0805
12
C547
C547
+
+
100U
100U
7343
7343
6.3
6.3
12
C210
C210 22U
22U
0805
0805 4
4
+1.25V_RUN
12
C164
C164
0.1U
0.1U
10
10
L48 BLM18PG181SN1D
+3.3V_RUN
D D
Non-iAMT
+1.25V_RUN
L17 BLM11A05S
L17 BLM11A05S
L19 BLM11A05S
L19 BLM11A05S
R165
R165
1 2
+VCCA_MPLL_L
12
C528
C528 22U
22U
1206
1206
C C
10
10
L48 BLM18PG181SN1D
0603
0603
45mA MAx.
FB_120ohm+-25%_100mHz _200mA_0.2ohm DC
0603
0603
0.5/F
0.5/F
+VCCA_HPLL
12
C520
C520 22U
22U
1206
1206 10
10
+VCCA_MPLL
0603
0603
0603
0603
12
C158
C158
0.1U
0.1U
10
10
12
C178
C178
0.1U
0.1U
10
10
+VCCA_CRTDAC
+1.25V_RUN
+1.25V_RUN
0.1Caps should be placed 200 mils with in its pins.
Non-iAMT
+1.25V_RUN
+1.25V_RUN
FB_220ohm+-25%_100MHz _2A_0.1ohm DC
B B
L23
L23
BLM21P221SGPT
BLM21P221SGPT
0805
0805
+VCCA_PEG_PLL
12
R174
R174 1/F
1/F
0603
0603
12
C190
C190 10U
10U
0603
0603
6.3
6.3
12
C136
C136
0.1U
0.1U
10
10
FB_180ohm+-25%_100mHz_1500mA_0.09ohm DC
L49
R375 0R375 0
12
1
C481
C481
2
*22nF_NC
*22nF_NC
+VCC_TVDAC_L
5
L49 BLM18PG181SN1D
BLM18PG181SN1D
0603
0603
12
C478
C478
0.1U
0.1U
10
10
R370*10_NCR370*10_NC
1 2
12
R376 0.03/F
R376 0.03/F
2010
2010
+3.3V_RUN+1.5V_RUN
+3.3V_RUN
22nF & 0.1uF for VCC_TVDACA:C_R should be placed with in 250 mils from Crestline.
+VCC_TVBG_R +VCC_TVBG
3
A A
D26
D26
2 1
*SDMK0340L-7-F_NC
*SDMK0340L-7-F_NC
TV DAC Voltage Follower Circuit -700 mV.
+VCC_TVDACA +VCC_TVDACA_R
C472
C472 10U
10U
0603
0603
6.3
6.3
12
12
C471
C471
0.1U
0.1U
10
10
+VCC_TVDACB
12
C475
C475
0.1U
0.1U
10
10
12
C485
C485
0.1U
0.1U
10
10
+VCCA_CRTDAC_R
1
C474
C474 *22nF_NC
*22nF_NC
+VCCA_DPLLA
12
C493
C493
+
+
470U
470U
7343
7343 4
4
+VCCA_DPLLB
12
C92
C92
+
+
470U
470U
7343
7343 4
4
0220.5
C184
C184
4.7U
4.7U
0603
0603
1 2
6.3
6.3
12
C197
C197 1U
1U
0603
0603 10
10
Non-iAMT
12
C135
C135
0.1U
0.1U
10
10
R372 0R372 0
1 2 123
R373 0R373 0
1 2 123
R378 0R378 0
1 2 123
4
12
12
C473
C473 *22nF_NC
*22nF_NC
C477
C477 *22nF_NC
*22nF_NC
C479
C479 *22nF_NC
*22nF_NC
4
C486
C486
0.1U
0.1U
10
10
C81
C81
0.1U
0.1U
10
10
12
C200
C200 22U
22U
0805
0805 4
4
12
C199
C199 1U
1U
0603
0603 10
10
+1.8V_SUS
+VCC_TVDACB_R
+VCC_TVDACC_R+VCC_TVDACC
+3.3V_RUN
12
+3.3V_RUN
C112
C112
0.1U
0.1U
10
10
12
C105
C105
0.1U
0.1U
10
10
12
12
C85
C85 1000P 50
1000P 50
C201
C201 22U
22U
0805
0805 4
4
C213
C213
0.1U
0.1U
10
10
+VCCA_CRTDAC_R
+VCC_TVBG_R
+VCCA_DPLLA +VCCA_DPLLB +VCCA_HPLL +VCCA_MPLL
+VCC_TX_LVDS
12
+VCCA_PEG_PLL
12
C170
C170 1U
1U
0603
0603 10
10
+VCC_TVDACA_R +VCC_TVDACB_R +VCC_TVDACC_R
+VCCD_TVDAC_R
+VCCQ_TVDAC_R
+VCCA_PEG_PLL +VCCD_LVDS
+1.5V_RUN
12
C103
C103 1U
1U
0603
0603 10
10
R399 100R399 100
1 2
3
U22H
U22H
J32
VCCSYNC
A33
VCCA_CRT_DAC_1
B33
VCCA_CRT_DAC_2
A30
VCCA_DAC_BG
B32
VSSA_DAC_BG
B49
VCCA_DPLLA
H49
VCCA_DPLLB
AL2
VCCA_HPLL
AM2
VCCA_MPLL
A41
VCCA_LVDS
B41
VSSA_LVDS
K50
VCCA_PEG_BG
K49
VSSA_PEG_BG
U51
VCCA_PEG_PLL
AW18
VCCA_SM_1
AV19
VCCA_SM_2
AU19
VCCA_SM_3
AU18
VCCA_SM_4
AU17
VCCA_SM_5
AT22
VCCA_SM_7
AT21
VCCA_SM_8
AT19
VCCA_SM_9
AT18
VCCA_SM_10
AT17
VCCA_SM_11
AR17
VCCA_SM_NCTF_1
AR16
VCCA_SM_NCTF_2
BC29
VCCA_SM_CK_1
BB29
VCCA_SM_CK_2
C25
VCCA_TVA_DAC_1
B25
VCCA_TVA_DAC_2
C27
VCCA_TVB_DAC_1
B27
VCCA_TVB_DAC_2
B28
VCCA_TVC_DAC_1
A28
VCCA_TVC_DAC_2
M32
VCCD_CRT
L29
VCCD_TVDAC
N28
VCCD_QDAC
AN2
VCCD_HPLL
U48
VCCD_PEG_PLL
J41
VCCD_LVDS_1
H42
VCCD_LVDS_2
12
C109
C109
*10U_NC
*10U_NC
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
0603
0603
6.3
6.3
+VTTLF1 +VTTLF2 +VTTLF3
12
C503
C503
0.1U
0.1U
10
10
+VCCQ_TVDAC
12
C508
C508
1U
1U
0603
0603
10
10
3
POWER
POWER
D TV/CRTLVDS
D TV/CRTLVDS
12
C153
C153
0.47U
0.47U
0603
0603 10
10
R395 0R395 0
1 2 123
C505
C505 *22nF_NC
*22nF_NC
R398 0R398 0
1 2 123
C506
C506 *22nF_NC
*22nF_NC
CRTPLLA PEGA SMTV
CRTPLLA PEGA SMTV
A CK A LVDS
A CK A LVDS
12
VCC_AXD_1 VCC_AXD_2 VCC_AXD_3 VCC_AXD_4 VCC_AXD_5 VCC_AXD_6
AXD
AXD
VCC_AXD_NCTF
VCC_AXF_1 VCC_AXF_2 VCC_AXF_3
AXF
AXF
VCC_SM_CK_1 VCC_SM_CK_2 VCC_SM_CK_3 VCC_SM_CK_4
SM CK
SM CK
VCC_TX_LVDS
VCC_HV_1 VCC_HV_2
HV
HV
VCC_PEG_1 VCC_PEG_2 VCC_PEG_3 VCC_PEG_4 VCC_PEG_5
PEG
PEG
VCC_RXR_DMI_1 VCC_RXR_DMI_2
DMI
DMI
C89
C89
0.47U
0.47U
0603
0603 10
10
+VCCD_TVDAC_R
+VCCQ_TVDAC_R
VTT_1 VTT_2 VTT_3 VTT_4 VTT_5 VTT_6 VTT_7 VTT_8
VTT_9 VTT_10 VTT_11 VTT_12 VTT_13 VTT_14
VTT
VTT
VTT_15 VTT_16 VTT_17 VTT_18 VTT_19 VTT_20 VTT_21 VTT_22
VCC_DMI
VTTLF1 VTTLF2 VTTLF3
VTTLF
VTTLF
12
C88
C88
0.47U
0.47U
0603
0603 10
10
U13 U12 U11 U9 U8 U7 U5 U3 U2 U1 T13 T11 T10 T9 T7 T6 T5 T3 T2 R3 R2 R1
AT23 AU28 AU24 AT29 AT25 AT30
AR29
B23 B21 A21
AJ50
BK24 BK23 BJ24 BJ23
A43
C40 B40
AD51 W50 W51 V49 V50
AH50 AH51
A7 F2 AH1
2
+1.05V_VCCP
12
C122
C122
2.2U
2.2U
0603
0603
6.3
6.3
Place on the edge.
12
C124
C124
0.47U
0.47U
6.3
6.3
Place on the edge.
+VCC_AXD_L
12
C193
C193 1U
1U
0603
0603 10
10
+1.25V_RUN
+VCC_SM_CK
+VCC_TX_LVDS
+3.3V_RUN
12
C86
C86
0.1U
0.1U
10
10
+VCC_RXR_DMI
+VTTLF1 +VTTLF2 +VTTLF3
2
1
VCC_HV
12
C118
C118
4.7U
4.7U
0603
0603
6.3
6.3
+1.05V_VCCP
12
12
C80
C80
12
1000P
1000P
50
50
12
+
+
C515
C515 220U
220U
7343
7343 4
4
12
+
+
C544
C544 220U
220U
7343
7343 4
4
12
C557
C557 22U
22U
1206
1206 10
10
C145
C145
4.7U
4.7U
0603
0603
6.3
6.3
1 2
C232
C232 22U
22U
1206
1206 10
10
+VCC_SM_CK
12
+
+
C509
C509 220U
220U
7343
7343 4
4
L27 0L27 0
Reserved L81 pad for inductor.
Place caps close to VCC_AXD.
+1.25V_RUN
12
C204
C204
0.1U
0.1U
10
10
12
C133
C133 220U
220U
+
+
7343
7343 4
4
+VCC_PEG
R421 0 1206R421 0 1206
12
C132
C132 10U
10U
0603
0603
6.3
6.3
12
C531
C531 10U
10U
0603
0603
6.3
6.3
+1.25V_RUN
R389 0 1206R389 0 1206
1 2
For EMI fine tune.
1 2
For EMI fine tune.
R426 0 1206R426 0 1206
1 2
For EMI fine tune.
1105.11
12
R188
12
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
R188 1/F
1/F
0603
0603
C211
C211
+VCC_SM_CK_L
0.1U
0.1U
12
C222
C222
10
10
10U
10U
0603
0603
6.3
6.3
QUANTA
QUANTA
QUANTA COMPUTER
Crestline (POWER)
Crestline (POWER)
Crestline (POWER)
FM6B 1A
FM6B 1A
FM6B 1A
D9
D9 *SDMK0340L-7-F_NC
*SDMK0340L-7-F_NC
Non­iAMT
0220.5
12
C93
C93 1U
1U
0603
0603 10
10
Place caps close to VCC_AXF
+1.8V_SUS
+1.05V_VCCP
+1.05V_VCCP
R562 0 1206R562 0 1206
1 2
For EMI fine tune.
1
+1.05V_VCCP
21
+VCC_HV_L
12
+3.3V_RUN
+1.25V_RUN
12
+1.8V_SUS
965Thursday, March 06, 2008
965Thursday, March 06, 2008
965Thursday, March 06, 2008
of
R81
R81 *10_NC
*10_NC
C96
C96 10U
10U
0603
0603
6.3
6.3
5
hexainf@hotmail.com GRATUITO - FOR FREE
U22I
U22I
A13
VSS_1
A15
VSS_2
A17
VSS_3
A24
VSS_4
AA21
VSS_5
AA24
VSS_6
AA29
VSS_7
D D
C C
B B
A A
5
AB20
VSS_8
AB23
VSS_9
AB26
VSS_10
AB28
VSS_11
AB31
VSS_12
AC10
VSS_13
AC13
VSS_14
AC3
VSS_15
AC39
VSS_16
AC43
VSS_17
AC47
VSS_18
AD1
VSS_19
AD21
VSS_20
AD26
VSS_21
AD29
VSS_22
AD3
VSS_23
AD41
VSS_24
AD45
VSS_25
AD49
VSS_26
AD5
VSS_27
AD50
VSS_28
AD8
VSS_29
AE10
VSS_30
AE14
VSS_31
AE6
VSS_32
AF20
VSS_33
AF23
VSS_34
AF24
VSS_35
AF31
VSS_36
AG2
VSS_37
AG38
VSS_38
AG43
VSS_39
AG47
VSS_40
AG50
VSS_41
AH3
VSS_42
AH40
VSS_43
AH41
VSS_44
AH7
VSS_45
AH9
VSS_46
AJ11
VSS_47
AJ13
VSS_48
AJ21
VSS_49
AJ24
VSS_50
AJ29
VSS_51
AJ32
VSS_52
AJ43
VSS_53
AJ45
VSS_54
AJ49
VSS_55
AK20
VSS_56
AK21
VSS_57
AK26
VSS_58
AK28
VSS_59
AK31
VSS_60
AK51
VSS_61
AL1
VSS_62
AM11
VSS_63
AM13
VSS_64
AM3
VSS_65
AM4
VSS_66
AM41
VSS_67
AM45
VSS_68
AN1
VSS_69
AN38
VSS_70
AN39
VSS_71
AN43
VSS_72
AN5
VSS_73
AN7
VSS_74
AP4
VSS_75
AP48
VSS_76
AP50
VSS_77
AR11
VSS_78
AR2
VSS_79
AR39
VSS_80
AR44
VSS_81
AR47
VSS_82
AR7
VSS_83
AT10
VSS_84
AT14
VSS_85
AT41
VSS_86
AT49
VSS_87
AU1
VSS_88
AU23
VSS_89
AU29
VSS_90
AU3
VSS_91
AU36
VSS_92
AU49
VSS_93
AU51
VSS_94
AV39
VSS_95
AV48
VSS_96
AW1
VSS_97
AW12
VSS_98
AW16
VSS_99
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
VSS
VSS
4
4
VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198
AW24 AW29 AW32 AW5 AW7 AY10 AY24 AY37 AY42 AY43 AY45 AY47 AY50 B10 B20 B24 B29 B30 B35 B38 B43 B46 B5 B8 BA1 BA17 BA18 BA2 BA24 BB12 BB25 BB40 BB44 BB49 BB8 BC16 BC24 BC25 BC36 BC40 BC51 BD13 BD2 BD28 BD45 BD48 BD5 BE1 BE19 BE23 BE30 BE42 BE51 BE8 BF12 BF16 BF36 BG19 BG2 BG24 BG29 BG39 BG48 BG5 BG51 BH17 BH30 BH44 BH46 BH8 BJ11 BJ13 BJ38 BJ4 BJ42 BJ46 BK15 BK17 BK25 BK29 BK36 BK40 BK44 BK6 BK8 BL11 BL13 BL19 BL22 BL37 BL47 C12 C16 C19 C28 C29 C33 C36 C41
3
U22J
U22J
C46
VSS_199
C50
VSS_200
C7
VSS_201
D13
VSS_202
D24
VSS_203
D3
VSS_204
D32
VSS_205
D39
VSS_206
D45
VSS_207
D49
VSS_208
E10
VSS_209
E16
VSS_210
E24
VSS_211
E28
VSS_212
E32
VSS_213
E47
VSS_214
F19
VSS_215
F36
VSS_216
F4
VSS_217
F40
VSS_218
F50
VSS_219
G1
VSS_220
G13
VSS_221
G16
VSS_222
G19
VSS_223
G24
VSS_224
G28
VSS_225
G29
VSS_226
G33
VSS_227
G42
VSS_228
G45
VSS_229
G48
VSS_230
G8
VSS_231
H24
VSS_232
H28
VSS_233
H4
VSS_234
H45
VSS_235
J11
VSS_236
J16
VSS_237
J2
VSS_238
J24
VSS_239
J28
VSS_240
J33
VSS_241
J35
VSS_242
J39
VSS_243
K12
VSS_245
K47
VSS_246
K8
VSS_247
L1
VSS_248
L17
VSS_249
L20
VSS_250
L24
VSS_251
L28
VSS_252
L3
VSS_253
L33
VSS_254
L49
VSS_255
M28
VSS_256
M42
VSS_257
M46
VSS_258
M49
VSS_259
M5
VSS_260
M50
VSS_261
M9
VSS_262
N11
VSS_263
N14
VSS_264
N17
VSS_265
N29
VSS_266
N32
VSS_267
N36
VSS_268
N39
VSS_269
N44
VSS_270
N49
VSS_271
N7
VSS_272
P19
VSS_273
P2
VSS_274
P23
VSS_275
P3
VSS_276
P50
VSS_277
R49
VSS_278
T39
VSS_279
T43
VSS_280
T47
VSS_281
U41
VSS_282
U45
VSS_283
U50
VSS_284
V2
VSS_285
V3
VSS_286
LE82GM965-SLA5T-MM#891181
LE82GM965-SLA5T-MM#891181
3
VSS
VSS
VSS_287 VSS_288 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS_295 VSS_296 VSS_297 VSS_298 VSS_299 VSS_300 VSS_301 VSS_302 VSS_303 VSS_304 VSS_305
VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313
2
W11 W39 W43 W47 W5 W7 Y13 Y2 Y41 Y45 Y49 Y5 Y50 Y11 P29 T29 T31 T33 R28
AA32 AB32 AD32 AF28 AF29 AT27 AV25 H50
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
2
Date: Sheet
Crestline (VSS)
Crestline (VSS)
Crestline (VSS)
FM6B 1A
FM6B 1A
FM6B 1A
1
10 65Friday, February 22, 2008
10 65Friday, February 22, 2008
10 65Friday, February 22, 2008
1
of
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
R296
R296 *56_NC
*56_NC
1 2
1 2
11 65Friday, February 22, 2008
11 65Friday, February 22, 2008
11 65Friday, February 22, 2008
8
+1.05V_VCCP
R29156R291 56
+3.3V_RUN
R313
R313 10K
10K
of
R28956R289 56
1 2
R309
R309 10K
10K
1 2
+RTC_CELL +RTC_CELL
12
R283
R283 332K/F
332K/F
ICH_INTVRMEN ICH_LAN100_SLP
R279
R279 *0_NC
*0_NC
ICH8M LAN100 SLP Strap
Low = Internal VR Disabled High = Internal VR Enabled(Default)
U25A
U25A
AG25
RTCX1
AF24
RTCX2
AF23
RTCRST#
AD22
INTRUDER#
AF25
INTVRMEN
AD21
LAN100_SLP
B24
GLAN_CLK
D22
LAN_RSTSYNC
C21
LAN_RXD0
B21
LAN_RXD1
C22
LAN_RXD2
D21
LAN_TXD0
E20
LAN_TXD1
C20
LAN_TXD2
AH21
GLAN_DOCK#/GPIO13
D25
GLAN_COMPI
C25
GLAN_COMPO
AJ16
HDA_BIT_CLK
AJ15
HDA_SYNC
AE14
HDA_RST#
AJ17
HDA_SDIN0
AH17
HDA_SDIN1
AH15
HDA_SDIN2
AD13
HDA_SDIN3
AE13
HDA_SDOUT
AE10
HDA_DOCK_EN#/GPIO33
AG14
HDA_DOCK_RST#/GPIO34
AF10
SATALED#
AF6
SATA0RXN
AF5
SATA0RXP
AH5
SATA0TXN
AH6
SATA0TXP
AG3
SATA1RXN
AG4
SATA1RXP
AJ4
SATA1TXN
AJ3
SATA1TXP
AF2
SATA2RXN
AF1
SATA2RXP
AE4
SATA2TXN
AE3
SATA2TXP
AB7
SATA_CLKN
AC6
SATA_CLKP
AG1
SATARBIAS#
AG2
SATARBIAS
NH82801HBM-SLA5Q-MM#888654
NH82801HBM-SLA5Q-MM#888654
Description
RSVD Enter XOR Chain Normal Operation (Default) Set PCIE port config bit 1
RTC
RTC
CPUPWRGD/GPIO49
LAN / GLAN
LAN / GLAN
IHDA
IHDA
SATA
SATA
+3.3V_RUN
12
R326
R326
*1K_NC
*1K_NC
12
R510
R510
*1K_NC
*1K_NC
5
(Internal VR for VccLAN1.05 and VccCL1.05)
ICH_LAN100_SLP
LDRQ0#
A20GATE
A20M#
DPRSTP#
DPSLP#
FERR#
IGNNE#
INIT#
INTR
RCIN#
SMI#
STPCLK#
DD10 DD11 DD12 DD13 DD14 DD15
DCS1# DCS3#
DIOR#
DIOW#
DDACK#
IDEIRQ
IORDY
DDREQ
E5 F5 G8 F6
C4 G9
E6 AF13
AG26 AF26
AE26 AD24 AG29 AF27 AE24
AC20 AH14
AD23
NMI
AG28 AA24 AE27 AA23
TP8
V1
DD0
U2
DD1
V3
DD2
T1
DD3
V4
DD4
T5
DD5
AB2
DD6
T6
DD7
T3
DD8
R2
DD9
T4 V6 V5 U1 V2 U6
AA4
DA0
AA1
DA1
AB3
DA2
Y6 Y5
W4 W3 Y2 Y3 Y1 W5
ICH_RSVD 13
IDE_IRQ IDE_DIORDYSATABIAS
FWH0/LAD0 FWH1/LAD1 FWH2/LAD2 FWH3/LAD3
FWH4/LFRAME#
LPC
LPC
LDRQ1#/GPIO23
CPU
CPU
THRMTRIP#
IDE
IDE
ACZ_SDOUT
12
R286
R286 332K/F
332K/F
R300
R300 *0_NC
*0_NC
Low = Internal VR Disabled High = Internal VR Enabled(Default)
LPC_LAD0 31,33 LPC_LAD1 31,33 LPC_LAD2 31,33 LPC_LAD3 31,33
LPC_LFRAME# 31,33
SIO_A20GATE 31 H_A20M# 3
H_DPRSTP# 3,6,51 H_DPSLP# 3
H_FERR# 3 H_PWRGOOD 3 H_IGNNE# 3
H_INIT# 3 H_INTR 3
SIO_RCIN# 31
H_NMI 3 H_SMI# 3
H_STPCLK# 3
R287 8.2KR287 8.2K R484 4.7KR484 4.7K
SIO_A20GATE
H_DPRSTP# H_DPSLP#
H_FERR#
SIO_RCIN#
THERMTRIP#_ICH
T112PAD T112PAD T102PAD T102PAD T106PAD T106PAD T100PAD T100PAD T101PAD T101PAD T51PAD T51PAD T110PAD T110PAD T50PAD T50PAD T98PAD T98PAD T99PAD T99PADC656 3900P 25C656 3900P 25 T52PAD T52PAD T57PAD T57PAD T54PAD T54PAD T104PAD T104PAD T109PAD T109PAD T53PAD T53PAD
T63PAD T63PAD T108PAD T108PAD T111PAD T111PAD
T68PAD T68PAD T59PAD T59PAD
T103PAD T103PAD T105PAD T105PAD T107PAD T107PAD
6
T39PAD T39PAD T35PAD T35PAD
T55PAD T55PAD
T56PAD T56PAD
R290
R290 *56_NC
*56_NC
1 2
1 2
H_DPRSTP# H_DPSLP# H_FERR# THERMTRIP#_ICH
SIO_A20GATE SIO_RCIN#
12 12
Title
Title
Title
ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)
ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)
ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
FM6B 1A
FM6B 1A
FM6B 1A
Date: Sheet of
Date: Sheet of
Date: Sheet
+3.3V_RUN
QUANTA
QUANTA
QUANTA COMPUTER
7
W1
W1
1 4 2 3
32.768KHZ
32.768KHZ
R317
R317 20K
20K
1 2
ICH_RTCRST# ICH_INTRUDER#
12
C386
C386 1U
1U
0603
0603 10
10
R308 10MR308 10M
R3160R316
1 2
ACZ_BIT_CLK
ACZ_SYNC
ACZ_RST#
ACZ_SDOUT
12
0
ICH_RTCX2ICH_RTCX1
Reserved for Intel Nineveh design.
+1.5V_PCIE_ICH
ICH_AZ_CODEC_SDIN040 ICH_AZ_HDMI_SDIN118
CLK_PCIE_SATA#17
Place within 500mils of ICH8 ball
CLK_PCIE_SATA17
3
12
C391
C391 12P
12P
50
50
+3.3V_SUS
+3.3V_SUS
SATA_ACT#38
SATA_RX0-36 SATA_RX0+36
SATA_RX1-36 SATA_RX1+36
T93
T93
PAD
PAD
T95
T95
PAD
PAD
T96
T96
PAD
PAD
T28
T28
PAD
PAD
T30
T30
PAD
PAD
T42
T42
PAD
PAD
T26 PADT26 PAD
R534 *10K_NCR534 *10K_NC
1 2
R249 24.9/FR249 24.9/F
1 2
T114
T114
PAD
PAD
T64
T64
PAD
PAD
R303 *10K_NCR303 *10K_NC R521 *10K_NCR521 *10K_NC
T70
T70
PAD
PAD
T65
T65
PAD
PAD
R490 24.9/FR490 24.9/F
1 2
XOR Chain Entrance Strap
ICH RSVD
0 0 1 1
ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)
ICH_INTVRMEN
ICH_RTCX1 ICH_RTCX2
ICH_RTCRST# ICH_INTRUDER# ICH_INTVRMEN
ICH_LAN100_SLP GLAN_CLK
LAN_RXD0 LAN_RXD1 LAN_RXD2 LAN_TXD0 LAN_TXD1 LAN_TXD2
GLAN_COMP ACZ_BIT_CLK
ACZ_SYNC ACZ_RST#
ACZ_SDOUT
12 12
SATA_TX0-_C SATA_TX0+_C
SATA_TX1-_C SATA_TX1+_C
HDA SDOUT
0 1 0 1
4
32.768KHZ
12
C388
C670
C670 *27P_NC
*27P_NC
50
50
+RTC_CELL
C388 12P
12P
50
50
12
R2881MR288 1M
R330 33R330 33
1 2
R329 33R329 33
1 2
C408
C408 *27P_NC
*27P_NC
1 2
50
50
R519 33R519 33
1 2
R520 33R520 33
1 2
R305 33R305 33
1 2
R297 33R297 33
1 2
R325 33R325 33
1 2
R294 33R294 33
1 2
SATA_TX0-_C SATA_TX0+_C
SATA_TX1-_C SATA_TX1+_C
2
A A
ICH_AZ_HDMI_BITCLK18
B B
C C
D D
ICH_AZ_CODEC_BITCLK40
1 2
ICH_AZ_HDMI_SYNC18 ICH_AZ_CODEC_SYNC40 ICH_AZ_HDMI_RST#18 ICH_AZ_CODEC_RST#31,40 ICH_AZ_HDMI_SDOUT18 ICH_AZ_CODEC_SDOUT40
Place all series terms close to ICH8 except for SDIN input lines,which should be close to source.Placement of R330, R519, R305 & R325 should equal distance to the T split trace point as R329, R520, R297 & R294 respective. Basically,keep the same distance from T for all series termination resistors.
SATA_TX0-36 SATA_TX0+36
SATA_TX1-36 SATA_TX1+36
Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.
C652 3900P 25C652 3900P 25
C647 3900P 25C647 3900P 25 C645 3900P 25C645 3900P 25
1
12 12
12 12
1
hexainf@hotmail.com GRATUITO - FOR FREE
Place TX DC blocking caps close ICH8.
C330 0.1U 10C330 0.1U 10
PCIE_TX1-33 PCIE_TX1+33
PCIE_TX2-34 PCIE_TX2+34
PCIE_TX3-33
A A
B B
PCIE_TX3+33
PCIE_TX4-30 PCIE_TX4+30
PCIE_TX6-/GLAN_TX-42 PCIE_TX6+/GLAN_TX+42
ICH_SPI_CS1#_R PCI_GNT0#
1 2
R252
R252 *1K_NC
*1K_NC
12
1 2
C337 0.1U 10C337 0.1U 10
1 2
C328 0.1U 10C328 0.1U 10
1 2
C327 0.1U 10C327 0.1U 10
1 2
C318 0.1U 10C318 0.1U 10
1 2
C314 0.1U 10C314 0.1U 10
1 2
C312 0.1U 10C312 0.1U 10
1 2
C311 0.1U 10C311 0.1U 10
1 2
C305 0.1U 10C305 0.1U 10
1 2
C306 0.1U 10C306 0.1U 10
1 2
R259
R259
*1K_NC
*1K_NC
PCI SPI1001
WWAN Noise - ICH improvements
OC6# OC4# OC5# OC7# OC8# USB_OC2_3# USB_OC0_1# OC9#
C C
D D
C406 *0.1U_NC 10C406 *0.1U_NC 10
1 2
C409 *0.1U_NC 10C409 *0.1U_NC 10
1 2
C669 *0.1U_NC 10C669 *0.1U_NC 10
1 2
C668 *0.1U_NC 10C668 *0.1U_NC 10
1 2
C404 *0.1U_NC 10C404 *0.1U_NC 10
1 2
C405 *0.1U_NC 10C405 *0.1U_NC 10
1 2
C666 *0.1U_NC 10C666 *0.1U_NC 10
1 2
C667 *0.1U_NC 10C667 *0.1U_NC 10
1 2
PCI_AD[0..31]28
T31 PADT31 PAD
PCI_PIRQB#28
T97 PADT97 PAD
1
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
PCI_PIRQA# PCI_PIRQB# PCI_PIRQC# PCI_PIRQD#
2
Boot BIOS Strap
GNT0# SPI_CS1#
No stuff
11LPC
No stuff Stuff
D20 E19 D19 A20 D17 A21 A19 C19 A18 B16 A12 E16 A14 G16 A15
B6
C11
A9 D11 B12 C12 D10
C7 F13 E11 E13 E12
D8
A6 E8
D6
A3
F9 B5
C5 A10
2
PCIE_TXN1_C PCIE_TXP1_C
PCIE_TXN2_C PCIE_TXP2_C
PCIE_TXN3_C PCIE_TXP3_C
PCIE_TXN4_C PCIE_TXP4_C
GLAN_TXN_C GLAN_TXP_C
PCIE_RX6-/GLAN_RX-42 PCIE_RX6+/GLAN_RX+42
No stuff Stuff No stuff
USB_OC0_1#35 USB_OC2_3#35
Non-iAMT
OC6# USB_OC2_3# OC5# OC8# OC4#
+3.3V_SUS
U25B
U25B
AD0
PCI
PCI
AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
Interrupt I/F
Interrupt I/F
PIRQA# PIRQB# PIRQC# PIRQD#
NH82801HBM-SLA5Q-MM#888654
NH82801HBM-SLA5Q-MM#888654
REQ0#
GNT0# REQ1#/GPIO50 GNT1#/GPIO51 REQ2#/GPIO52 GNT2#/GPIO53 REQ3#/GPIO54 GNT3#/GPIO55
C/BE0# C/BE1# C/BE2# C/BE3#
IRDY#
PCIRST#
DEVSEL#
PERR#
PLOCK#
SERR#
STOP#
TRDY#
FRAME#
PLTRST#
PCICLK
PME#
PIRQE#/GPIO2 PIRQF#/GPIO3 PIRQG#/GPIO4 PIRQH#/GPIO5
PCIE_RX1-33 PCIE_RX1+33
MiniWWAN
PCIE_RX2-34 PCIE_RX2+34
MiniWLAN
PCIE_RX3-33 PCIE_RX3+33
MiniWPAN
PCIE_RX4-30 PCIE_RX4+30
Express Card
Giga Bit LOM
T32 PADT32 PAD T94 PADT94 PAD
T37 PADT37 PAD T27 PADT27 PAD
10
A4 D7 E18 C18 B19 F18 A11 C10
C17 E15 F16 E17
C8 D9
PAR
G6 D16 A7 B7 F10 C16 C9 A17
AG24 B10 G7
F8 G11 F12 B3
3
RP47
RP47
6 7 8 9
10KX8
10KX8
PCI_REQ0# PCI_GNT0# PCI_REQ1# PCI_GNT1# SB_WWAN_PCIE_RST# PCI_GNT2# SB_LOM_PCIE_RST# PCI_GNT3#
PCI_IRDY# PCI_RST#_G
PCI_DEVSEL# PCI_PERR# PCI_PLOCK# PCI_SERR# PCI_STOP# PCI_TRDY# PCI_FRAME#
PCI_PLTRST# CLK_PCI_ICH
SB_WPAN_PCIE_RST# SB_WLAN_PCIE_RST# SB_NB_PCIE_RST# ICH_IRQH_GPIO5
3
PCIE_TXN1_C PCIE_TXP1_C
PCIE_TXN2_C PCIE_TXP2_C
PCIE_TXN3_C PCIE_TXP3_C
PCIE_TXN4_C PCIE_TXP4_C
GLAN_TXN_C GLAN_TXP_C
ICH_SPI_CS1#_R
USB_OC0_1# USB_OC2_3# OC4#
OC5# OC6# OC7# OC8# OC9#
+3.3V_SUS
5 4 3 2
USB_OC0_1#
1
4
U25D
U25D
P27
PERN1
P26
PERP1
N29
PETN1
N28
PETP1
M27
PERN2
M26
PERP2
L29
PETN2
L28
PETP2
K27
PERN3
K26
PERP3
J29
PETN3
J28
PETP3
H27
PERN4
H26
PERP4
G29
PETN4
G28
PETP4
F27
PERN5
F26
PERP5
E29
PETN5
E28
PETP5
D27
PERN6/GLAN_RXN
D26
PERP6/GLAN_RXP
C29
PETN6/GLAN_TXN
C28
PETP6/GLAN_TXP
C23
SPI_CLK
B23
SPI_CS0#
E22
SPI_CS1#
D23
SPI_MOSI
F21
SPI_MISO
AJ19
OC0#
AG16
OC1#/GPIO40
AG15
OC2#/GPIO41
AE15
OC3#/GPIO42
AF15
OC4#/GPIO43
AG17
OC5#/GPIO29
AD12
OC6#/GPIO30
AJ18
OC7#/GPIO31
AD14
OC8#
AH18
OC9#
NH82801HBM-SLA5Q-MM#888654
NH82801HBM-SLA5Q-MM#888654
OC7# OC9#
PCI_REQ0# 28 PCI_GNT0# 28
T33PAD T33PAD T29PAD T29PAD
SB_WWAN_PCIE_RST# 33
T38PAD T38PAD
SB_LOM_PCIE_RST# 42
T34PAD T34PAD
PCI_C_BE0# 28 PCI_C_BE1# 28 PCI_C_BE2# 28 PCI_C_BE3# 28
PCI_IRDY# 28 PCI_PAR 28
PCI_DEVSEL# 28 PCI_PERR# 28 PCI_PLOCK# PCI_SERR# 28 PCI_STOP# 28 PCI_TRDY# 28 PCI_FRAME# 28
CLK_PCI_ICH 17 ICH_PME# 28,31
SB_WPAN_PCIE_RST# 33 SB_WLAN_PCIE_RST# 34 SB_NB_PCIE_RST# 6PCI_PIRQC#28
T25PAD T25PAD
4
5
V27
DMI0RXN
V26
DMI0RXP
U29
DMI0TXN
U28
DMI0TXP
Y27
DMI1RXN
Y26
DMI1RXP
W29
DMI1TXN
W28
DMI1TXP
AB26
DMI2RXN
AB25
DMI2RXP
AA29
DMI2TXN
AA28
DMI2TXP
AD27
DMI3RXN
AD26
DMI3RXP
AC29
DMI3TXN
AC28
DMI3TXP
T26
DMI_CLKN
PCI-Express
PCI-Express
Direct Media Interface
Direct Media Interface
DMI_ZCOMP
DMI_IRCOMP
SPI
SPI
USB
USB
USBRBIAS#
Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.
DMI_CLKP
USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P
USBRBIAS
T25 Y23
DMI_COMP
Y24 G3
G2 H5 H4 H2 H1 J3 J2 K5 K4 K2 K1 L3 L2 M5 M4 M2 M1 N3 N2
F2
USBRBIAS
F3
A16 away override strap.
SB_NB_PCIE_RST#
5
DMI_MTX_IRX_N0 6 DMI_MTX_IRX_P0 6
DMI_MRX_ITX_N0 6 DMI_MRX_ITX_P0 6
DMI_MTX_IRX_N1 6 DMI_MTX_IRX_P1 6
DMI_MRX_ITX_N1 6 DMI_MRX_ITX_P1 6
DMI_MTX_IRX_N2 6 DMI_MTX_IRX_P2 6
DMI_MRX_ITX_N2 6 DMI_MRX_ITX_P2 6
DMI_MTX_IRX_N3 6 DMI_MTX_IRX_P3 6
DMI_MRX_ITX_N3 6 DMI_MRX_ITX_P3 6
CLK_PCIE_ICH# 17 CLK_PCIE_ICH 17
R274 24.9/FR274 24.9/F
1 2
ICH_USBP0- 35 ICH_USBP0+ 35 ICH_USBP1- 35 ICH_USBP1+ 35 ICH_USBP2- 35 ICH_USBP2+ 35 ICH_USBP3- 35 ICH_USBP3+ 35 ICH_USBP4- 41 ICH_USBP4+ 41 ICH_USBP5- 33 ICH_USBP5+ 33 ICH_USBP6- 33 ICH_USBP6+ 33 ICH_USBP7- 30 ICH_USBP7+ 30 ICH_USBP8- 34 ICH_USBP8+ 34 ICH_USBP9- 38 ICH_USBP9+ 38
R258
R258
22.6/F
22.6/F
1 2
PCI_GNT3#
12
R250
R250
*1K_NC
*1K_NC
Low = A16 swap override enabled. High = Default.
CLK_PCI_ICH
Reserved for EMI.Place resister and cap close to ICH.
6
+1.5V_PCIE_ICH
Place within 500mils of ICH8
Side pair Top / left Side pair bottom / right Pair 1 top / left Pair 1 bottom / right Camera Mini Card (WWAN) Mini Card (WPAN) Express Card Mini Card (WLAN) Biometric
R474
R474 *10_NC
*10_NC
1 2
C602
C602
*8.2P_NC
*8.2P_NC
1 2
16
16
6
7
8
PCI Pullups
RP25
PCI_STOP#
PCI_PIRQB#
+3.3V_RUN
PCI_REQ0# PCI_PLOCK# PCI_PERR#
+3.3V_RUN
SB_WPAN_PCIE_RST# SB_WWAN_PCIE_RST# SB_WLAN_PCIE_RST# SB_LOM_PCIE_RST# SB_NB_PCIE_RST#
BIOS should not enable the internal GPIO pull up resistor.
Non-iAMT
C346
C346
0.047U 10
0.047U 10
PCI_RST#_G
C410
C410
0.047U 10
0.047U 10
PCI_PLTRST#
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
+3.3V_SUS
1 2
2 1
+3.3V_SUS
1 2
2 1
ICH8-M (USB,DMI,PCIE,PCI)
ICH8-M (USB,DMI,PCIE,PCI)
ICH8-M (USB,DMI,PCIE,PCI)
FM6B 1A
FM6B 1A
FM6B 1A
7
RP25
6 7 8 9
10
8.2KX8
8.2KX8 RP26
RP26
6 7 8 9
10
8.2KX8
8.2KX8
Add Buffers as needed for Loading and fanout concerns.
5
U15
U15
4
TC7SZ32FU(T5L,F,T)
TC7SZ32FU(T5L,F,T)
5
U17
U17
4
TC7SZ32FU(T5L,F,T)
TC7SZ32FU(T5L,F,T)
QUANTA
QUANTA
QUANTA COMPUTER
+3.3V_RUN
5
PCI_FRAME#PCI_DEVSEL#
4
ICH_IRQH_GPIO5PCI_REQ1#
3
PCI_TRDY#
2
PCI_SERR#
1
+3.3V_RUN
5
PCI_PIRQC#
4
PCI_PIRQB#
3
PCI_PIRQA#
2
PCI_IRDY#
1
R260 20KR260 20K R247 20KR247 20K R262 20KR262 20K R248 20KR248 20K R256 20KR256 20K
PCI_RST# 28
PLTRST# 6,18,30,33,34,42
12 12 12 12 12
12 65Tuesday, February 26, 2008
12 65Tuesday, February 26, 2008
12 65Tuesday, February 26, 2008
8
of
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
+3.3V_SUS
RP32
RP32
1 3
2.2KX2
2.2KX2
A A
+3.3V_SUS
1 3
ICH_SMBCLK ICH_SMBDATA
+3.3V_RUN
R516
R516
8.2K
8.2K
1 2 12
R515
R515
*10_NC
B B
*10_NC
Option to " Disable " clkrun. Pulling it down will keep the clks running.
0225.10
KB_LED_DEC#37
PCIE_MCARD1_DET#34
1114.44
R306 *10K_NCR306 *10K_NC
+3.3V_RUN
C C
D D
R518 *2.2K_NCR518 *2.2K_NC R522 10KR522 10K
R517 10KR517 10K R514 10KR514 10K
R302 10KR302 10K R324 10KR324 10K
+3.3V_RUN
R513 *10K_NCR513 *10K_NC
1 2
R310 10KR310 10K R270 10KR270 10K
+3.3V_SUS
R332 10KR332 10K R323 10KR323 10K R311 10KR311 10K
2 4
RP33
RP33
2 4
*10KX2_NC
*10KX2_NC
R284 0R284 0 R276 0R276 0
CLKRUN#
12
12 12
12 12
1
Non-iAMT
ICH_SMBDATA ICH_SMBCLK
ICH_SMLINK0 ICH_SMLINK1
1 2 1 2
PLTRST_DELAY#
12
USB_MCARD2_DET# USB_MCARD3_DET#
PCIE_MCARD1_DET#
PCIE_MCARD2_DET# PCIE_MCARD3_DET#
USB_MCARD1_DET#
ASF 2.0Non-iAMT
ICH_SMLINK0 ICH_SMLINK1
PCIE_MCARD1_DET#
IMVP_PWRGD
MCH_ICH_SYNC#_R IRQ_SERIRQ THERM_ALERT#
SIO_EXT_SMI# RSV_WOL_EN
+3.3V_SUS
USB_MCARD1_DET#34
USB_MCARD2_DET#33 USB_MCARD3_DET#33
R574 *0_NCR574 *0_NC
1 2
R565 0R565 0
PCIE_MCARD2_DET#33 PCIE_MCARD3_DET#33
WLAN_RADIO_DIS#34
CAMERA_CBL_DET#41
WPAN_RADIO_DIS_MINI#33
WWAN_RADIO_DIS#33
MCH_ICH_SYNC#6
1112.27
1108.14
2
R328 *10K_NCR328 *10K_NC
1 2
R331 10KR331 10K R278 10KR278 10K R295 1KR295 1K
ICH_SMBCLK30,33,34 ICH_SMBDATA30,33,34
T75 PADT75 PAD
T60 PADT60 PAD T49
T49
ITP_DBRESET#3 PM_BMBUSY#6
H_STP_PCI#17 H_STP_CPU#17
CLKRUN#28,31 PCIE_WAKE#30,33,34,42
IRQ_SERIRQ28,31
IMVP_PWRGD31,44,51
SIO_EXT_WAKE#31 SIO_EXT_SMI#31 SIO_EXT_SCI#31
T40 PADT40 PAD
THERM_ALERT#39
T113 PADT113 PAD
SATA_CLKREQ#17
T69 PADT69 PAD
SPKR40
R512 0R512 0
ICH_RSVD11
+3.3V_RUN
No Reboot strap.
SPKR
12 12 12
PAD
PAD
12
12
R292
R292
*1K_NC
*1K_NC
Low = Default. High = No Reboot.
Non-iAMT
RSV_ICH_CL_RST1# ICH_RI# SIO_EXT_SCI# PCIE_WAKE#
ICH_SMBCLK ICH_SMBDATA RSV_ICH_CL_RST1# ICH_SMLINK0 ICH_SMLINK1
ICH_RI# RSV_LPCPD#
USB_MCARD1_DET#
CLKRUN# PCIE_WAKE#
IRQ_SERIRQ THERM_ALERT#
IMVP_PWRGD
USB_MCARD2_DET# USB_MCARD3_DET#
SIO_EXT_SMI# SIO_EXT_SCI#
PCIE_MCARD2_DET# PCIE_MCARD3_DET#
PLTRST_DELAY#
SPKR
MCH_ICH_SYNC#_R
SPKR
3
U25C
U25C
AJ26
SMBCLK
AD19
SMBDATA
AG21
LINKALERT#
AC17
SMLINK0
AE19
SMLINK1
AF17
RI#
F4
SUS_STAT#/LPCPD#
AD15
SYS_RESET#
AG12
BMBUSY#/GPIO0
AG22
SMBALERT#/GPIO11
AE20
STP_PCI#/GPIO15
AG18
STP_CPU#/GPIO25
AH11
CLKRUN#/GPIO32
AE17
WAKE#
AF12
SERIRQ
AC13
THRM#
AJ20
VRMPWRGD
AJ22
TP7
AJ8
TACH1/GPIO1
AJ9
TACH2/GPIO6
AH9
TACH3/GPIO7
AE16
GPIO8
AC19
GPIO12
AG8
TACH0/GPIO17
AH12
GPIO18
AE11
GPIO20
AG10
SCLOCK/GPIO22
AH25
QRT_STATE0/GPIO27
AD16
QRT_STATE1/GPIO28
AG13
SATACLKREQ#/GPIO35
AF9
SLOAD/GPIO38
AJ11
SDATAOUT0/GPIO39
AD10
SDATAOUT1/GPIO48
AD9
SPKR
AJ13
MCH_SYNC#
AJ21
TP3
NH82801HBM-SLA5Q-MM#888654
NH82801HBM-SLA5Q-MM#888654
SMbus address D2
These are for backdrive issue.
ICH_SMBDATA30,33,34 MEM_SDATA 15
4
SATA0GP/GPIO21 SATA1GP/GPIO19 SATA2GP/GPIO36 SATA3GP/GPIO37
SATA
GPIO
SATA
GPIO
SMB
SMB
Clocks
Clocks
S4_STATE#/GPIO26
DPRSLPVR/GPIO16
SYS
GPIO
SYS
GPIO
PWRBTN# LAN_RST#
Power MGTController Link
Power MGTController Link
CK_PWRGD
CLPWROK
CL_DATA0
GPIO
GPIO
MISC
MISC
Q54
Q54 2N7002W-7-F
2N7002W-7-F
Q55
Q55 2N7002W-7-F
2N7002W-7-F
CL_DATA1 CL_VREF0
CL_VREF1
MEM_LED/GPIO24 ME_EC_ALERT/GPIO10 EC_ME_ALERT/GPIO14
WOL_EN/GPIO9
+3.3V_RUN
2
3 1
+3.3V_RUN
2
3 1
CLK14
CLK48 SUSCLK SLP_S3#
SLP_S4# SLP_S5#
PWROK
BATLOW#
RSMRST#
SLP_M#
CL_CLK0 CL_CLK1
CL_RST#
2
1
4
3
RP19
RP19
2.2KX2
2.2KX2
5
AJ12 AJ10 AF11 AG11
AG9 G5
D3 AG23
AF21 AD18
AH27 AE23 AJ14 AE21 C2 AH20 AG27 E1 E3 AJ25 F23
AE18 F22
AF19 D24
AH23 AJ23 AJ27
AJ24 AF22 AG19
+3.3V_RUN
R315
R315
8.2K
8.2K
1 2
CLK_ICH_14M CLK_ICH_48M
ICH_SUSCLK
ICH_PWRGD DPRSLPVR
ICH_BATLOW#
RSV_ICH_LAN_RST# ICH_RSMRST#
ICH_CL_PWROK
RSV_ICH_CL_CLK1
RSV_ICH_CL_DATA1 CL_VREF0
CL_VREF1
RSV_GPIO10 RSV_GPIO14 RSV_WOL_EN
Non-iAMT
MEM_SCLK 15ICH_SMBCLK30,33,34
CLK_ICH_14M 17 CLK_ICH_48M 17
T36PAD T36PAD
SIO_SLP_S3# 31
T67PAD T67PAD
SIO_SLP_S5# 31
ICH_PWRGD 6,44 DPRSLPVR 6,51
R293 8.2KR293 8.2K
12
+3.3V_SUS
SIO_PWRBTN# 31
T77PAD T77PAD
ICH_RSMRST# 31 CLK_PWRGD 17 ICH_CL_PWROK 6,31
T115PAD T115PAD
CL_CLK0 6
T74PAD T74PAD
CL_DATA0 6
T66PAD T66PAD
T76PAD T76PAD
ICH_CL_RST0# 6
T116PAD T116PAD
T58PAD T58PAD
R285 8.2KR285 8.2K
T71PAD T71PAD
12
+3.3V_SUS
UMA Package:RC0402-C Discrete Package: RC0402
6
Place these close to ICH8.
CLK_ICH_48M
CLK_ICH_14M
ICH_PWRGD
0227.17
Non-iAMT
DPRSLPVR ICH_RSMRST# RSV_ICH_LAN_RST# ICH_CL_PWROK
RSV_GPIO10
Non-iAMT
CL_VREF0
12
C307
C307
0.1U
0.1U
10
10
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
ICH8-M (PM,GPIO,SMB,CL)
ICH8-M (PM,GPIO,SMB,CL)
ICH8-M (PM,GPIO,SMB,CL)
FM6B 1A
FM6B 1A
FM6B 1A
7
R299 10KR299 10K R511 100KR511 100K R307 10KR307 10K R333 10KR333 10K R251 1MR251 1M
R530 10KR530 10K
+3.3V_RUN
R261
R261
3.24K/F
3.24K/F
1 2
12
R257
R257 453/F
453/F
1 2 1 2
CL_VREF1
12
C393
C393 *0.1U_NC
*0.1U_NC
10
10
12
12
1 2 12
12
12 12
12
+3.3V_SUS
R263
R263 *10_NC
*10_NC
C316
C316 *4.7P_NC
*4.7P_NC
50
50
R327
R327 *10_NC
*10_NC
C407
C407 *4.7P_NC
*4.7P_NC
50
50
+3.3V_SUS
R314
R314 *3.24K/F_NC
*3.24K/F_NC
1 2
12
R319
R319 *453/F_NC
*453/F_NC
13 65Wednesday, February 27, 2008
13 65Wednesday, February 27, 2008
13 65Wednesday, February 27, 2008
8
of
1
hexainf@hotmail.com GRATUITO - FOR FREE
+RTC_CELL
R475 100R475 100
+1.5V_RUN
12
+
+
+1.5V_RUN
12
+VCCSATPLL_L
12
12
1 2
D30
D30
2 1
SDMK0340L-7-F
SDMK0340L-7-F
R480 100R480 100
1 2
D31
D31
2 1
SDMK0340L-7-F
SDMK0340L-7-F
L36
L36 BLM21PG331SN1D
BLM21PG331SN1D
0805
0805
C597
C597 220U
220U
7343
7343 4
4
R3180R318 0
L38
L38 10uH
10uH
0805
0805
10uH+-20%_100mA
+VCCSATPLL
C387
C387 1U
1U
0603
0603 10
10
+5V_RUN
+3.3V_RUN
A A
Non-iAMT
+5V_SUS
+3.3V_SUS
B B
C C
12
C382
C382 1U
1U
0603
0603 10
10
+ICH_V5REF_RUN
12
C600
C600 1U
1U
0603
0603 10
10
+ICH_V5REF_SUS
12
C622
C622 1U
1U
0603
0603 10
10
FB_330ohm+-25%_100mHz_
1.5A_0.09 ohm DC
12
12
C349
C349 22U
22U
1206
1206 10
10
C390
C390 10U
10U
0603
0603
6.3
6.3
12
C301
C301 22U
22U
1206
1206 10
10
+1.5V_RUN
Non-iAMT
D D
1
+3.3V_RUN
+1.5V_PCIE_ICH
C365
C365
0.1U
0.1U
1 2
10
10
+1.5V_PCIE_ICH
1 2
+1.5V_RUN
+1.5V_RUN
+1.5V_RUN
C614
C614
0.1U
0.1U
1 2
10
10
T41
T41
PAD
PAD
T44
T44
PAD
PAD
C313
C313
0.1U
0.1U
10
10
C332
C332
2.2U
2.2U
0805
0805 10
10
2
1 2
12
2
1 2
+VCCSATPLL
12
C377
C377 1U
1U
0603
0603 10
10
12
C372
C372 1U
1U
0603
0603 10
10
C617
C617
0.1U
0.1U
1 2
10
10
TP_VCCSUSLAN1 TP_VCCSUSLAN2
+1.5V_RUN
C604
C604
4.7U
4.7U
6.3
6.3
C394
C394
0.1U
0.1U
10
10
C299
C299
0.1U
0.1U
1 2
10
10
+3.3V_RUN
3
U25F
U25F
AD25
VCCRTC
A16
V5REF[1]
T7
V5REF[2]
G4
V5REF_SUS
AA25
VCC1_5_B[01]
AA26
VCC1_5_B[02]
AA27
VCC1_5_B[03]
AB27
VCC1_5_B[04]
AB28
VCC1_5_B[05]
AB29
VCC1_5_B[06]
D28
VCC1_5_B[07]
D29
VCC1_5_B[08]
E25
VCC1_5_B[09]
E26
VCC1_5_B[10]
E27
VCC1_5_B[11]
F24
VCC1_5_B[12]
F25
VCC1_5_B[13]
G24
VCC1_5_B[14]
H23
VCC1_5_B[15]
H24
VCC1_5_B[16]
J23
VCC1_5_B[17]
J24
VCC1_5_B[18]
K24
VCC1_5_B[19]
K25
VCC1_5_B[20]
L23
VCC1_5_B[21]
L24
VCC1_5_B[22]
L25
VCC1_5_B[23]
M24
VCC1_5_B[24]
M25
VCC1_5_B[25]
N23
VCC1_5_B[26]
N24
VCC1_5_B[27]
N25
VCC1_5_B[28]
P24
VCC1_5_B[29]
P25
VCC1_5_B[30]
R24
VCC1_5_B[31]
R25
VCC1_5_B[32]
R26
VCC1_5_B[33]
R27
VCC1_5_B[34]
T23
VCC1_5_B[35]
T24
VCC1_5_B[36]
T27
VCC1_5_B[37]
T28
VCC1_5_B[38]
T29
VCC1_5_B[39]
U24
VCC1_5_B[40]
U25
VCC1_5_B[41]
V23
VCC1_5_B[42]
V24
VCC1_5_B[43]
V25
VCC1_5_B[44]
W25
VCC1_5_B[45]
Y25
VCC1_5_B[46]
AJ6
VCCSATAPLL
AE7
VCC1_5_A[01]
AF7
VCC1_5_A[02]
AG7
VCC1_5_A[03]
AH7
VCC1_5_A[04]
AJ7
VCC1_5_A[05]
AC1
VCC1_5_A[06]
AC2
VCC1_5_A[07]
AC3
VCC1_5_A[08]
AC4
VCC1_5_A[09]
AC5
VCC1_5_A[10]
AC10
VCC1_5_A[11]
AC9
VCC1_5_A[12]
AA5
VCC1_5_A[13]
AA6
VCC1_5_A[14]
G12
VCC1_5_A[15]
G17
VCC1_5_A[16]
H7
VCC1_5_A[17]
AC7
VCC1_5_A[18]
AD7
VCC1_5_A[19]
D1
VCCUSBPLL
F1
VCC1_5_A[20]
L6
VCC1_5_A[21]
L7
VCC1_5_A[22]
M6
VCC1_5_A[23]
M7
VCC1_5_A[24]
W23
VCC1_5_A[25]
F17
VCCLAN1_05[1]
G18
VCCLAN1_05[2]
F19
VCCLAN3_3[1]
G20
VCCLAN3_3[2]
A24
VCCGLANPLL
A26
VCCGLAN1_5[1]
A27
VCCGLAN1_5[2]
B26
VCCGLAN1_5[3]
B27
VCCGLAN1_5[4]
B28
VCCGLAN1_5[5]
B25
VCCGLAN3_3
NH82801HBM-SLA5Q-MM#888654
NH82801HBM-SLA5Q-MM#888654
3
CORE
CORE
VCCA3GP ATXARX
VCCA3GP ATXARX
VCCP_COREVCCPSUSVCCPUSB
VCCP_COREVCCPSUSVCCPUSB
IDE
IDE
PCI
PCI
VCCSUSHDA
VCCSUS1_05[1] VCCSUS1_05[2]
VCCSUS1_5[1]
VCCSUS1_5[2] VCCSUS3_3[01] VCCSUS3_3[02]
VCCSUS3_3[03] VCCSUS3_3[04] VCCSUS3_3[05]
USB CORE
USB CORE
VCCSUS3_3[06] VCCSUS3_3[07]
VCCSUS3_3[08] VCCSUS3_3[09] VCCSUS3_3[10] VCCSUS3_3[11] VCCSUS3_3[12] VCCSUS3_3[13] VCCSUS3_3[14] VCCSUS3_3[15] VCCSUS3_3[16] VCCSUS3_3[17] VCCSUS3_3[18] VCCSUS3_3[19]
GLAN POWER
GLAN POWER
VCCCL3_3[1] VCCCL3_3[2]
VCC1_05[01] VCC1_05[02] VCC1_05[03] VCC1_05[04] VCC1_05[05] VCC1_05[06] VCC1_05[07] VCC1_05[08] VCC1_05[09] VCC1_05[10] VCC1_05[11] VCC1_05[12] VCC1_05[13] VCC1_05[14] VCC1_05[15] VCC1_05[16] VCC1_05[17] VCC1_05[18] VCC1_05[19] VCC1_05[20] VCC1_05[21] VCC1_05[22] VCC1_05[23] VCC1_05[24] VCC1_05[25] VCC1_05[26] VCC1_05[27] VCC1_05[28]
VCCDMIPLL
VCC_DMI[1] VCC_DMI[2]
V_CPU_IO[1] V_CPU_IO[2]
VCC3_3[01] VCC3_3[02] VCC3_3[03]
VCC3_3[04] VCC3_3[05] VCC3_3[06]
VCC3_3[07] VCC3_3[08] VCC3_3[09] VCC3_3[10] VCC3_3[11] VCC3_3[12] VCC3_3[13]
VCC3_3[14] VCC3_3[15] VCC3_3[16] VCC3_3[17] VCC3_3[18] VCC3_3[19] VCC3_3[20] VCC3_3[21] VCC3_3[22] VCC3_3[23] VCC3_3[24]
VCCHDA
VCCCL1_05
VCCCL1_5
4
C329
C329
0.1U
0.1U
1 2
10
A13 B13 C13 C14 D14 E14 F14 G14 L11 L12 L14 L16 L17 L18 M11 M18 P11 P18 T11 T18 U11 U18 V11 V12 V14 V16 V17 V18
R29 AE28
AE29 AC23
AC24 AF29 AD2 AC8
AD8 AE8 AF8
AA3 U7 V7 W1 W6 W7 Y7
A8 B15 B18 B4 B9 C15 D13 D5 E10 E7 F11
AC12 AD11 J6
AF20 AC16 J7 C3 AC18
AC21 AC22 AG20 AH28
P6 P7 C1 N7 P1 P2 P3 P4 P5 R1 R3 R5 R6
G22 A22 F20
G21
10
+1.5V_DMIPLL
+1.05V_VCCP
C304
C304
0.1U
0.1U
1 2
10
10
Non-iAMT
TP_VCCSUS1.05_1 TP_VCCSUS1.05_2
TP_VCCSUS1.5_1 TP_VCCSUS1.5_2 +VCCSUS3_3[0~6]
WWAN Noise - ICH improvements
+VCCSUS3_3[7~19]
12
12
C357
C357
C344
C344
*0.1U_NC
*0.1U_NC
*0.1U_NC
*0.1U_NC
10
10
10
10
TP_VCCCL1.05 +VCCCL1_5
+3.3V_RUN
Non-iAMT
4
1 2
1 2
1 2
1 2
1 2
C352
C352
0.1U
0.1U
10
10
C384
C384
0.1U
0.1U
10
10
C383
C383
0.1U
0.1U
10
10
C317
C317
0.1U
0.1U
10
10
C303
C303
0.1U
0.1U
10
10
+1.05V_VCCP
C347
C347
0.01U
0.01U
1 2
25
25
T46PAD T46PAD T73PAD T73PAD
T62PAD T62PAD T45PAD T45PAD
12
C343
C343 *0.1U_NC
*0.1U_NC
10
10
T43PAD T43PAD
5
+1.05V_VCCP +1.5V_RUN
D16
D16
1
2
3
BAT54C T/R
BAT54C T/R
R273 10
R273 10
1 2
0805
0805
0225.11
1uH+-20%_800mA
R282 1R282 1
Place C364,C373,C367 close to AC23/AC24.
12
C364
C364
0.1U
0.1U
10
10
WWAN Noise - ICH improvements
12
C368
C368
0.1U
0.1U
10
10
12
C389
12
C389
0.022U
0.022U
0603
0603 16
16
C350
C350
0.1U
0.1U
10
10
C302
C302
0.022U
0.022U
0603
0603 16
16
C298
C298 *1U_NC
*1U_NC
0603
0603 10
10
12
C644
C644 22U
22U
1206
1206 10
10
C379
C379
0.1U
0.1U
1 2
10
10
C358
C358
0.1U
0.1U
1 2
10
10
1 2
L37 1uHL37 1uH
C353
C353 10U
10U
0603
0603
1 2
6.3
6.3
+1.25V_RUN
+3.3V_RUN
+3.3V_RUN+3.3V_SUS
C376
C376
0.1U
0.1U
10
10
12
C336
C336 *0.1U_NC
*0.1U_NC
10
10
C300
C300 *0.1U_NC
*0.1U_NC
1 2
10
10
5
C370
C370
0.1U
0.1U
1 2
10
10
+1.5V_DMIPLL_R
Non-iAMT
12
+1.5V_RUN
12
12
C371
C371
0.1U
0.1U
10
10
+3.3V_SUS
6
+1.05V_VCCP
12
C373
C373
0.1U
0.1U
10
10
6
12
C367
C367
4.7U
4.7U
10
10
0805
0805
+3.3V_RUN
12
12
C628
C628
0.1U
0.1U
10
10
C601
C601
0.1U
0.1U
10
10
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
7
U25E
U25E
A23
VSS[001]
A5
VSS[002]
AA2
VSS[003]
AA7
VSS[004]
A25
VSS[005]
AB1
VSS[006]
AB24
VSS[007]
AC11
VSS[008]
AC14
VSS[009]
AC25
VSS[010]
AC26
VSS[011]
AC27
VSS[012]
AD17
VSS[013]
AD20
VSS[014]
AD28
VSS[015]
AD29
VSS[016]
AD3
VSS[017]
AD4
VSS[018]
AD6
VSS[019]
AE1
VSS[020]
AE12
VSS[021]
AE2
VSS[022]
AE22
VSS[023]
AD1
VSS[024]
AE25
VSS[025]
AE5
VSS[026]
AE6
VSS[027]
AE9
VSS[028]
AF14
VSS[029]
AF16
VSS[030]
AF18
VSS[031]
AF3
VSS[032]
AF4
VSS[033]
AG5
VSS[034]
AG6
VSS[035]
AH10
VSS[036]
AH13
VSS[037]
AH16
VSS[038]
AH19
VSS[039]
AH2
VSS[040]
AF28
VSS[041]
AH22
VSS[042]
AH24
VSS[043]
AH26
VSS[044]
AH3
VSS[045]
AH4
VSS[046]
AH8
VSS[047]
AJ5
VSS[048]
B11
VSS[049]
B14
VSS[050]
B17
VSS[051]
B2
VSS[052]
B20
VSS[053]
B22
VSS[054]
B8
VSS[055]
C24
VSS[056]
C26
VSS[057]
C27
VSS[058]
C6
VSS[059]
D12
VSS[060]
D15
VSS[061]
D18
VSS[062]
D2
VSS[063]
D4
VSS[064]
E21
VSS[065]
E24
VSS[066]
E4
VSS[067]
E9
VSS[068]
F15
VSS[069]
E23
VSS[070]
F28
VSS[071]
F29
VSS[072]
F7
VSS[073]
G1
VSS[074]
E2
VSS[075]
G10
VSS[076]
G13
VSS[077]
G19
VSS[078]
G23
VSS[079]
G25
VSS[080]
G26
VSS[081]
G27
VSS[082]
H25
VSS[083]
H28
VSS[084]
H29
VSS[085]
H3
VSS[086]
H6
VSS[087]
J1
VSS[088]
J25
VSS[089]
J26
VSS[090]
J27
VSS[091]
J4
VSS[092]
J5
VSS[093]
K23
VSS[094]
K28
VSS[095]
K29
VSS[096]
K3
VSS[097]
K6
VSS[098]
NH82801HBM-SLA5Q-MM#888654
NH82801HBM-SLA5Q-MM#888654
QUANTA
QUANTA
QUANTA COMPUTER
ICH8-M (POWER,GND)
ICH8-M (POWER,GND)
ICH8-M (POWER,GND)
FM6B 1A
FM6B 1A
FM6B 1A
7
VSS[099] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] VSS[159] VSS[160] VSS[161] VSS[162] VSS[163] VSS[164] VSS[165] VSS[166] VSS[167] VSS[168] VSS[169] VSS[170] VSS[171] VSS[172] VSS[173] VSS[174] VSS[175] VSS[176] VSS[177] VSS[178] VSS[179] VSS[180] VSS[181] VSS[182] VSS[183] VSS[184]
VSS_NCTF[01] VSS_NCTF[02] VSS_NCTF[03] VSS_NCTF[04] VSS_NCTF[05] VSS_NCTF[06] VSS_NCTF[07] VSS_NCTF[08] VSS_NCTF[09] VSS_NCTF[10] VSS_NCTF[11] VSS_NCTF[12]
K7 L1 L13 L15 L26 L27 L4 L5 M12 M13 M14 M15 M16 M17 M23 M28 M29 M3 N1 N11 N12 N13 N14 N15 N16 N17 N18 N26 N27 N4 N5 N6 P12 P13 P14 P15 P16 P17 P23 P28 P29 R11 R12 R13 R14 R15 R16 R17 R18 R28 R4 T12 T13 T14 T15 T16 T17 T2 U12 U13 U14 U15 U16 U17 U23 U26 U27 U3 U5 V13 V15 V28 V29 W2 W26 W27 Y28 Y29 Y4 AB4 AB23 AB5 AB6 AD5 U4 W24
A1 A2 A28 A29 AH1 AH29 AJ1 AJ2 AJ28 AJ29 B1 B29
14 65Monday, February 25, 2008
14 65Monday, February 25, 2008
14 65Monday, February 25, 2008
8
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
A is required to route to Top SoDIMM for AMTto function. Ch.A SODIMM needs to be populated for Intel AMT support.
DDR_A_DQS#0
A A
B B
DDR_CKE0_DIMMA6,16
DDR_A_BS27,16
DDR_A_BS07,16 DDR_A_WE#7,16
DDR_A_CAS#7,16 DDR_CS1_DIMMA#6,16
M_ODT16,16
C C
D D
MEM_SDATA13 MEM_SCLK13 +3.3V_RUN
Non-iAMT
DDR_A_DQS0
DDR_A_DQS#1 DDR_A_DQS1
DDR_A_DQS#2 DDR_A_DQS2
SMbus address A0 SMbus address A4
1
+1.8V_SUS
DDR_A_D0 DDR_A_D1
DDR_A_D3 DDR_A_D2
DDR_A_D12 DDR_A_D8
DDR_A_D23 DDR_A_D24 DDR_A_D29
DDR_A_D25 DDR_A_DM3
DDR_A_D30 DDR_A_D31 DDR_A_D26
DDR_A_BS2 DDR_A_MA12
DDR_A_MA9
DDR_A_MA5 DDR_A_MA3 DDR_A_MA1 DDR_A_MA0
DDR_A_MA10 DDR_A_BS0 DDR_A_WE#
DDR_A_CAS#
M_ODT1 DDR_A_D36 DDR_A_D33
DDR_A_D37 DDR_A_DQS#4
DDR_A_DQS4
DDR_A_D38 DDR_A_D41
DDR_A_D40 DDR_A_DM5 DDR_A_D42
DDR_A_D46 DDR_A_D48
DDR_A_D53
DDR_A_DQS#6 DDR_A_DQS6
DDR_A_D50 DDR_A_D54
DDR_A_DM7 DDR_A_D59
DDR_A_D62 DDR_A_D58
MEM_SCLK
2
V_DDR_MCH_REF
JDIM1
JDIM1
1
VREF
3
VSS47
5
DQ0
7
DQ1
9
VSS37
11
DQS#0
13
DQS0
15
VSS48
17
DQ2
19
DQ3
21
VSS38
23
DQ8
25
DQ9
27
VSS49
29
DQS#1
31
DQS1
33
VSS39
35
DQ10
37
DQ11
39
VSS50
41
VSS18
43
DQ16
45
DQ17
47
VSS1
49
DQS#2
51
DQS2
53
VSS19
55
DQ18
57
DQ19
59
VSS22
61
DQ24
63
DQ25
65
VSS23
67
DM3
69
NC4
71
VSS9
73
DQ26
75
DQ27
77
VSS4
79
CKE0
81
VDD7
83
NC1
85
A16_BA2
87
VDD9
89
A12
91
A9
93
A8
95
VDD5
97
A5
99
A3
101
A1
103
VDD10
105
A10/AP
107
BA0
109
WE#
111
VDD2
113
CAS#
115
S1#
117
VDD3
119
ODT1
121
VSS11
123
DQ32
125
DQ33
127
VSS26
129
DQS#4
131
DQS4
133
VSS2
135
DQ34
137
DQ35
139
VSS27
141
DQ40
143
DQ41
145
VSS29
147
DM5
149
VSS51
151
DQ42
153
DQ43
155
VSS40
157
DQ48
159
DQ49
161
VSS52
163
NCTEST
165
VSS30
167
DQS#6
169
DQS6
171
VSS31
173
DQ50
175
DQ51
177
VSS33
179
DQ56
181
DQ57
183
VSS3
185
DM7
187
VSS34
189
DQ58
191
DQ59
193
VSS14
195
SDA
197
SCL
199
VDD(SPD)
CLOCK 0,1
2
3
+1.8V_SUS
TOP BOT
2
VSS46
4
DQ4
6
DQ5
8
VSS15
10
DM0
12
VSS5
14
DQ6
16
DQ7
18
VSS16
20
DQ12
22
DQ13
24
VSS17
26
DM1
28
VSS53
30
CK0
32
CK0#
34
VSS41
36
DQ14
38
DQ15
40
VSS54
42
VSS20
44
DQ20
46
DQ21
48
VSS6
50
NC3
52
DM2
54
VSS21
56
DQ22
58
DQ23
60
VSS24
62
DQ28
64
DQ29
66
VSS25
68
DQS#3
70
DQS3
72
VSS10
74
DQ30
76
DQ31
78
VSS8
80
CKE1
82
VDD8
84
A15
86
A14
88
VDD11
90
A11
92
A7
94
A6
96
VDD4
98
SO-DIMM (200P)
SO-DIMM (200P)
PC4800 DDR2 SDRAM
PC4800 DDR2 SDRAM
A4
100
A2
102
A0
104
VDD12
106
BA1
108
RAS#
110
S0#
112
VDD1
114
ODT0
116
A13
118
VDD6
120
NC2
122
VSS12
124
DQ36
126
DQ37
128
VSS28
130
DM4
132
VSS42
134
DQ38
136
DQ39
138
VSS55
140
DQ44
142
DQ45
144
VSS43
146
DQS#5
148
DQS5
150
VSS56
152
DQ46
154
DQ47
156
VSS44
158
DQ52
160
DQ53
162
VSS57
164
CK1
166
CK1#
168
VSS45
170
DM6
172
VSS32
174
DQ54
176
DQ55
178
VSS35
180
DQ60
182
DQ61
184
VSS7
186
DQS#7
188
DQS7
190
VSS36
192
DQ62
194
DQ63
196
VSS13
198
SA0
200
SA1
AS0A426-N6RN-7F
AS0A426-N6RN-7F
DDR_A_D4 DDR_A_D5
DDR_A_DM0 DDR_A_D7
DDR_A_D6 DDR_A_D13
DDR_A_D9 DDR_A_DM1
DDR_A_D14DDR_A_D10 DDR_A_D15DDR_A_D11
DDR_A_D20DDR_A_D21 DDR_A_D16DDR_A_D17
PM_EXTTS#0 PM_EXTTS#1 DDR_A_DM2
DDR_A_D18DDR_A_D22 DDR_A_D19
DDR_A_D28 DDR_A_DQS#3
DDR_A_DQS3
DDR_A_D27
DDR_CKE1_DIMMA 6,16
DDR_A_MA14 6,16 DDR_B_MA14 6,16
DDR_A_MA11 DDR_A_MA7 DDR_A_MA6DDR_A_MA8
DDR_A_MA4 DDR_A_MA2
DDR_A_BS1 DDR_A_RAS#
DDR_CS0_DIMMA# 6,16
M_ODT0
DDR_A_MA13
DDR_A_D32 DDR_A_DM4 DDR_A_D34
DDR_A_D39DDR_A_D35 DDR_A_D44
DDR_A_D45 DDR_A_DQS#5
DDR_A_DQS5 DDR_A_D43
DDR_A_D47 DDR_A_D52
DDR_A_D49
DDR_A_DM6 DDR_A_D51
DDR_A_D55 DDR_A_D60DDR_A_D56
DDR_A_D57DDR_A_D61 DDR_A_DQS#7
DDR_A_DQS7
DDR_A_D63
R239
R239
R236
R236
10K
10K
10K
10K
1 2
1 2
3
DDR_A_DM[0..7] 7 DDR_A_D[0..63] 7 DDR_A_DQS[0..7] 7 DDR_A_DQS#[0..7] 7 DDR_A_MA[0..13] 7,16
V_DDR_MCH_REF
12
C268
C268
0.1U
0.1U
10
10
M_CLK_DDR0 6 M_CLK_DDR#0 6
PM_EXTTS#0 6
DDR_A_BS1 7,16 DDR_A_RAS# 7,16
M_ODT0 6,16
+3.3V_RUN
12
C270
C270
2.2U
2.2U
0603
0603
6.3
6.3
M_CLK_DDR1 6 M_CLK_DDR#1 6
4
12
C266
C266
2.2U
2.2U
0603
0603
6.3
6.3
DDR_CKE3_DIMMB6,16
DDR_B_BS27,16
DDR_B_BS07,16 DDR_B_WE#7,16
DDR_B_CAS#7,16
DDR_CS3_DIMMB#6,16
Non-iAMT
12
C274
C274
0.1U
0.1U
10
10
Non-iAMT
+3.3V_RUN
4
5
+1.8V_SUS +1.8V_SUS
V_DDR_MCH_REF
JDIM2
JDIM2
1
VREF
3
DDR_B_D0 DDR_B_D5
DDR_B_DQS#0 DDR_B_DQS0
DDR_B_D2 DDR_B_D7
DDR_B_D8 DDR_B_D9
DDR_B_DQS#1 DDR_B_DQS1
DDR_B_D10 DDR_B_D11
DDR_B_D17 DDR_B_D20
DDR_B_DQS#2 DDR_B_DQS2
DDR_B_D19 DDR_B_D23 DDR_B_D29 DDR_B_D24
DDR_B_D28 DDR_B_DM3
DDR_B_BS2
DDR_B_MA12
DDR_B_MA9
DDR_B_MA5 DDR_B_MA3 DDR_B_MA1
DDR_B_MA10
DDR_B_BS0
DDR_B_WE# DDR_B_CAS#
M_ODT36,16
M_ODT3 DDR_B_D32
DDR_B_D33 DDR_B_DQS#4
DDR_B_DQS4 DDR_B_D34
DDR_B_D35 DDR_B_D41
DDR_B_D40 DDR_B_DM5
DDR_B_D42 DDR_B_D52
DDR_B_D49
DDR_B_DQS#6 DDR_B_DQS6
DDR_B_D54 DDR_B_D51
DDR_B_D56 DDR_B_D57 DDR_B_D60
DDR_B_DM7 DDR_B_D62
DDR_B_D59 MEM_SDATAMEM_SDATA
MEM_SCLK
VSS47
5
DQ0
7
DQ1
9
VSS37
11
DQS#0
13
DQS0
15
VSS48
17
DQ2
19
DQ3
21
VSS38
23
DQ8
25
DQ9
27
VSS49
29
DQS#1
31
DQS1
33
VSS39
35
DQ10
37
DQ11
39
VSS50
41
VSS18
43
DQ16
45
DQ17
47
VSS1
49
DQS#2
51
DQS2
53
VSS19
55
DQ18
57
DQ19
59
VSS22
61
DQ24
63
DQ25
65
VSS23
67
DM3
69
NC4
71
VSS9
73
DQ26
75
DQ27
77
VSS4
79
CKE0
81
VDD7
83
NC1
85
A16_BA2
87
VDD9
89
A12
91
A9
93
A8
95
VDD5
97
A5
99
A3
101
A1
103
VDD10
105
A10/AP
107
BA0
109
WE#
111
VDD2
113
CAS#
115
S1#
117
VDD3
119
ODT1
121
VSS11
123
DQ32
125
DQ33
127
VSS26
129
DQS#4
131
DQS4
133
VSS2
135
DQ34
137
DQ35
139
VSS27
141
DQ40
143
DQ41
145
VSS29
147
DM5
149
VSS51
151
DQ42
153
DQ43
155
VSS40
157
DQ48
159
DQ49
161
VSS52
163
NCTEST
165
VSS30
167
DQS#6
169
DQS6
171
VSS31
173
DQ50
175
DQ51
177
VSS33
179
DQ56
181
DQ57
183
VSS3
185
DM7
187
VSS34
189
DQ58
191
DQ59
193
VSS14
195
SDA
197
SCL
199
VDD(SPD)
AS0A426-N4SN-7F
AS0A426-N4SN-7F
CLOCK 2,3
CKE 2,3CKE 0,1
5
6
2
VSS46
4
DQ4
6
DQ5
8
VSS15
10
DM0
12
VSS5
14
DQ6
16
DQ7
18
VSS16
20
DQ12
22
DQ13
24
VSS17
26
DM1
28
VSS53
30
CK0
32
CK0#
34
VSS41
36
DQ14
38
DQ15
40
VSS54
42
VSS20
44
DQ20
46
DQ21
48
VSS6
50
NC3
52
DM2
54
VSS21
56
DQ22
58
DQ23
60
VSS24
62
DQ28
64
DQ29
66
VSS25
68
DQS#3
70
DQS3
72
VSS10
74
DQ30
76
DQ31
78
VSS8
80
CKE1
82
VDD8
84
A15
86
A14
88
VDD11
90
A11
92
A7
94
A6
96
VDD4
98
SO-DIMM (200P)
SO-DIMM (200P)
PC4800 DDR2 SDRAM
PC4800 DDR2 SDRAM
A4
100
A2
102
A0
104
VDD12
106
BA1
108
RAS#
110
S0#
112
VDD1
114
ODT0
116
A13
118
VDD6
120
NC2
122
VSS12
124
DQ36
126
DQ37
128
VSS28
130
DM4
132
VSS42
134
DQ38
136
DQ39
138
VSS55
140
DQ44
142
DQ45
144
VSS43
146
DQS#5
148
DQS5
150
VSS56
152
DQ46
154
DQ47
156
VSS44
158
DQ52
160
DQ53
162
VSS57
164
CK1
166
CK1#
168
VSS45
170
DM6
172
VSS32
174
DQ54
176
DQ55
178
VSS35
180
DQ60
182
DQ61
184
VSS7
186
DQS#7
188
DQS7
190
VSS36
192
DQ62
194
DQ63
196
VSS13
198
SA0
200
SA1
DDR_B_D4 DDR_B_D1
DDR_B_DM0 DDR_B_D6
DDR_B_D3 DDR_B_D12
DDR_B_D13 DDR_B_DM1
DDR_B_D14 DDR_B_D15
DDR_B_D16 DDR_B_D21
DDR_B_DM2 DDR_B_D18DDR_B_D22
DDR_B_D25 DDR_B_DQS#3
DDR_B_DQS3 DDR_B_D31DDR_B_D26
DDR_B_D30DDR_B_D27
DDR_B_MA11 DDR_B_MA7 DDR_B_MA6DDR_B_MA8
DDR_B_MA4 DDR_B_MA2 DDR_B_MA0
DDR_B_BS1 DDR_B_RAS#
M_ODT2
DDR_B_MA13
DDR_B_D36 DDR_B_D37
DDR_B_DM4 DDR_B_D38
DDR_B_D39 DDR_B_D44
DDR_B_D45 DDR_B_DQS#5
DDR_B_DQS5 DDR_B_D43DDR_B_D47
DDR_B_D46 DDR_B_D48
DDR_B_D55
DDR_B_DM6 DDR_B_D53
DDR_B_D50 DDR_B_D61
DDR_B_DQS#7 DDR_B_DQS7
DDR_B_D58 DDR_B_D63
R264
R264 10K
10K
1 2
6
R265 10KR265 10K
DDR_CKE4_DIMMB 6,16
DDR_CS2_DIMMB# 6,16
12
7
DDR_B_DM[0..7] 7 DDR_B_D[0..63] 7 DDR_B_DQS[0..7] 7 DDR_B_DQS#[0..7] 7 DDR_B_MA[0..13] 7,16
V_DDR_MCH_REF
M_CLK_DDR3 6 M_CLK_DDR#3 6
PM_EXTTS#1 6
+1.8V_SUS
12
C321
C321
2.2U
2.2U
0603
0603
6.3
6.3
+1.8V_SUS
12
12
C616
C616
0.1U
0.1U
10
10
C615
C615
2.2U
2.2U
0603
0603
6.3
6.3
Place these Caps near So-Dimm1.
12
12
C323
C323
2.2U
2.2U
0603
0603
6.3
6.3
C320
C320
2.2U
2.2U
0603
0603
6.3
6.3
Place these Caps near So-Dimm2.
DDR_B_BS1 7,16 DDR_B_RAS# 7,16
M_ODT2 6,16
M_CLK_DDR4 6 M_CLK_DDR#4 6
12
C587
C587
2.2U
2.2U
0603
0603
6.3
6.3
+1.8V_SUS
Place these Caps near So-Dimm1.
12
C326
C326
0.1U
0.1U
10
10
+1.8V_SUS
Place these Caps near So-Dimm2.
12
C579
C579
0.1U
0.1U
10
10
+3.3V_RUN
12
C282
C282
2.2U
2.2U
0603
0603
6.3
6.3
12
C585
C585
2.2U
2.2U
0603
0603
6.3
6.3
12
C319
C319
0.1U
0.1U
10
10
12
C297
C297
0.1U
0.1U
10
10
Non-iAMT
12
C294
C294
0.1U
0.1U
10
10
12
C584
C584
2.2U
2.2U
0603
0603
6.3
6.3
12
C325
C325
0.1U
0.1U
10
10
12
C281
C281
0.1U
0.1U
10
10
Non-iAMT
+3.3V_RUN
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
QUANTA
QUANTA
QUANTA COMPUTER
DDR2 SO-DIMM (200P) X 2
DDR2 SO-DIMM (200P) X 2
DDR2 SO-DIMM (200P) X 2
FM6B 1A
FM6B 1A
FM6B 1A
7
8
12
12
C322
C322
C582
C582
2.2U
2.2U
2.2U
2.2U
0603
0603
0603
0603
6.3
6.3
6.3
6.3
12
12
12
12
C583
C583
2.2U
2.2U
0603
0603
6.3
6.3
C580
C580
0.1U
0.1U
10
10
C324
C324
0.1U
0.1U
10
10
C586
C586
2.2U
2.2U
0603
0603
6.3
6.3
+
+
C249
C249 *330U_NC
*330U_NC
7343
7343
6.3
6.3
15 65Thursday, March 27, 2008
15 65Thursday, March 27, 2008
15 65Thursday, March 27, 2008
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
+0.9V_DDR_VTT
A A
B B
C C
D D
1
Please these resistor closely DIMMB,all trace length<750 mil.
12
C309
C309
0.1U
0.1U
10
10
+0.9V_DDR_VTT
12
C259
C259
0.1U
0.1U
10
10
2
Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.
12
12
C287
C287
0.1U
0.1U
10
10
12
C265
C265
0.1U
0.1U
10
10
DDR_B_MA[0..13]7,15 DDR_A_MA[0..13] 7,15
DDR_A_RAS#7,15 DDR_A_BS17,15
M_ODT06,15
DDR_A_BS27,15
DDR_A_BS07,15
DDR_A_WE#7,15
M_ODT16,15
DDR_CS0_DIMMA#6,15 DDR_CS1_DIMMA#6,15 DDR_CKE0_DIMMA6,15 DDR_CKE1_DIMMA6,15
DDR_A_MA146,15
12
C292
C292
C291
C291
0.1U
0.1U
0.1U
0.1U
10
10
10
10
12
12
C263
C263
C264
C264
0.1U
0.1U
0.1U
0.1U
10
10
10
10
DDR_A_MA7 DDR_A_MA11
DDR_A_MA4 DDR_A_MA6
DDR_A_BS1 DDR_B_BS1
DDR_A_MA13
DDR_A_BS2 DDR_A_MA12
DDR_A_MA8 DDR_B_MA12
DDR_A_MA3 DDR_A_MA5
DDR_A_MA10 DDR_A_BS0
DDR_A_WE#
DDR_A_MA0 DDR_A_MA2 DDR_B_MA2
R227 56R227 56
DDR_A_MA1
R229 56R229 56 R237 56R237 56 R226 56R226 56 R228 56R228 56 R232 56R232 56 R238 56R238 56
3
12
C290
C290
0.1U
0.1U
10
10
12
C262
C262
0.1U
0.1U
10
10
2 4
2 4
2 4
2 4
2 4
2 4
2 4
2 4
2 4
2 4
1 2 1 2 1 2 1 2 1 2 1 2 1 2
RP14
RP14
56x2
56x2 RP18
RP18
56x2
56x2 RP16
RP16
56x2
56x2 RP17
RP17
56x2
56x2 RP12
RP12
56x2
56x2 RP11
RP11
56x2
56x2 RP13
RP13
56x2
56x2 RP9
RP9
56x2
56x2 RP10
RP10
56x2
56x2 RP15
RP15
56x2
56x2
12
C286
C286
0.1U
0.1U
10
10
12
C278
C278
0.1U
0.1U
10
10
1 3
1 3
1 3
1 3
1 3
1 3
1 3
1 3
1 3
1 3
TOP
12
C289
C289
0.1U
0.1U
10
10
BOT
12
C261
C261
0.1U
0.1U
10
10
+0.9V_DDR_VTT
4
12
12
C308
C308
C295
C295
0.1U
0.1U
0.1U
0.1U
10
10
10
10
12
12
C271
C271
C273
C273
0.1U
0.1U
0.1U
0.1U
10
10
10
10
RP27
RP27
1 3
56x2
56x2
RP28
RP28
1 3
56x2
56x2
RP30
RP30
1 3
56x2
56x2
RP31
RP31
1 3
56x2
56x2
RP22
RP22
1 3
56x2
56x2
RP20
RP20
1 3
56x2
56x2
RP21
RP21
1 3
56x2
56x2
RP23
RP23
1 3
56x2
56x2
RP24
RP24
1 3
56x2
56x2
RP29
RP29
1 3
56x2
56x2
R246 56R246 56 R243 56R243 56 R255 56R255 56 R245 56R245 56 R244 56R244 56 R253 56R253 56 R254 56R254 56
12
12
C280
C280
0.1U
0.1U
10
10
12
C260
C260
0.1U
0.1U
10
10
DDR_B_MA7
2
DDR_B_MA11
4
DDR_B_MA6
2
DDR_B_MA4
4
DDR_B_RAS#DDR_A_RAS#
2 4
M_ODT2
2
DDR_B_MA13M_ODT0
4
DDR_B_MA3
2
DDR_B_MA1
4
DDR_B_MA8DDR_A_MA9
2 4
DDR_B_MA5
2
DDR_B_MA9
4
DDR_B_WE#
2
DDR_B_BS0
4
DDR_B_CAS#DDR_A_CAS#
2
DDR_B_MA10
4
DDR_B_MA0
2 4
12 12 12 12 12 12 12
5
C279
C279
0.1U
0.1U
10
10
12
C296
C296
0.1U
0.1U
10
10
12
C293
C293
0.1U
0.1U
10
10
12
C310
C310
0.1U
0.1U
10
10
DDR_B_RAS# 7,15 DDR_B_BS1 7,15
M_ODT2 6,15
DDR_B_WE# 7,15 DDR_B_BS0 7,15
DDR_B_CAS# 7,15DDR_A_CAS#7,15
M_ODT3 6,15
DDR_B_BS2 7,15 DDR_CS2_DIMMB# 6,15 DDR_CS3_DIMMB# 6,15 DDR_CKE3_DIMMB 6,15 DDR_CKE4_DIMMB 6,15
DDR_B_MA14 6,15
12
12
12
C284
C284
C285
C285
0.1U
0.1U
0.1U
0.1U
10
10
10
10
12
C277
C277
C288
C288
0.1U
0.1U
0.1U
0.1U
10
10
10
10
Please these resistor closely DIMMA,all trace length<750 mil.
6
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
DDR2 RES ARRAY
DDR2 RES ARRAY
DDR2 RES ARRAY
FM6B 1A
FM6B 1A
FM6B 1A
7
16 65Friday, February 22, 2008
16 65Friday, February 22, 2008
16 65Friday, February 22, 2008
of
8
1
hexainf@hotmail.com GRATUITO - FOR FREE
2
3
4
5
6
7
8
Add capacitor pads for improving WWAN.
C554
C554
0.1U
0.1U
10
10
1108.15
C175
C175 33P
33P
1 2
50
50
R429 475/FR429 475/F
1 2
R431 475/FR431 475/F
1 2
R180 *22_NCR180 *22_NC
1 2
R181 33R181 33 R434 33R434 33 R438 33R438 33 R442 33R442 33 R443 8.2KR443 8.2K
1 2
R161 8.2KR161 8.2K
1 2
R424 8.2KR424 8.2K
1 2
R427 33R427 33
+CK_VDD_MAIN
12
12
C548
C548
0.1U
0.1U
10
10
+CK_VDD_PCI
+CK_VDD_PLL3
+CK_VDD_48
12
C549
C549
0.1U
0.1U
10
10
+CK_VDD_SRC
2
12 12 12 12
12
UMA without iAMT
12
C530
C530
C516
C516
0.1U
0.1U
0.1U
0.1U
10
10
10
10
12
C526
C526
0.1U
0.1U
10
10
12
C553
C553
0.1U
0.1U
10
10
12
C551
C551
4.7U
4.7U
0603
0603
6.3
6.3
12
C522
C522
0.1U
0.1U
10
10
+CK_VDD_PCI +CK_VDD_PLL3
+CK_VDD_48 +CK_VDD_SRC
+CK_VDD_MAIN
SATA_CLKREQ#_C CLK_3GPLLREQ#_C PCI_PCCARD PCI_SIOCLK_PCI_8512 27M_SEL
FSA FSB FSC
CLK_XTAL_OUT CLK_XTAL_IN
CLK_SDATA CLK_SCLK
12
C517
C517
0.1U
0.1U
10
10
3
U23
U23
9
VDD_PCI
4
VDD_REF
23
VDD_PLL3
16
VDD_48
46
VDD_SRC
62
VDD_CPU
19
VDD_IO
27
VDD_IO
33
VDD_IO
43
VDD_IO
52
VDD_IO
56
VDD_IO
15
GND
18
GND
22
GND
26
GND
30
GND
36
GND
49
GND
59
GND
1
GND
8
CR#_A/PCI-0
10
CR_B/PCI-1
11
TME/PCI-2
12
SRC5_EN/PCI-3
13
27M_SEL/PCI-4
14
ITP_EN/PCIF-5#
17
FSA/USB48
64
FSB/TEST_MODE
5
FSC/TEST_SEL/REF
55
RESET#
63
CK_PWRGD/PD#
2
XOUT
3
XIN
6
SDATA
7
SCLK
SLG8SP513V
SLG8SP513V
12
C216
C216 *10U_NC
*10U_NC
0603
0603
6.3
6.3
SMbus address D2
These are for backdrive issue.
SMBDAT126,31,39
SMBCLK126,31,39
CK505
CK505
QFN64
QFN64
CLK_ITP_BCLK#3 CLK_ITP_BCLK3
4
CPU-0
CPU-0#
CPU-1
CPU-1#
SRC-8/CPU_ITP
SRC-8#/CPU_ITP#
SRC-0/DOT96
SRC-0#/DOT96#
SRC-1/SE1
SRC-1#/SE2
SRC-2/SATA
SRC-2#/SATA#
CR#_C/SRC-3
CR#_D/SRC-3#
SRC-4
SRC-4#
PCI_STOP#/SRC-5
CPU_STOP#/SRC5-5#
CR#_F/SRC-7
CR#_E/SRC-7#
CR#_H/SRC-11
CR#_G/SRC-11#
+3.3V_RUN
2
3 1
Q23
Q23
2N7002W-7-F
2N7002W-7-F
+3.3V_RUN
2
3 1
Q24
Q24
2N7002W-7-F
2N7002W-7-F
SRC-6
SRC-6#
SRC-9
SRC-9# SRC-10
SRC-10#
GND
2 4
RP6
RP6
*0x2_NC
*0x2_NC
CPU_BCLK
61
CPU_BCLK#
60
MCH_BCLK
58
MCH_BCLK#
57
PCIE_MINI1
54
PCIE_MINI1#
53
DOT96_SSC
20
DOT96_SSC#
21
27M_SS
24
27M_NSS
25
PCIE_SATA
28
PCIE_SATA#
29
PCIE_MINI3
31
PCIE_MINI3#
32
MCH_3GPLL
34
MCH_3GPLL#
35 45
44
PCIE_EXPCARD
48
PCIE_EXPCARD#
47
MINI1CLK_REQ#_C MINI1CLK_REQ#
51 50
PCIE_MINI2
37
PCIE_MINI2#
38
PCIE_ICH
41
PCIE_ICH#
42
PCIE_LOM
40
PCIE_LOM#
39
65
PCIE_MINI1#
1
PCIE_MINI1
3
4 2
4 2
4 2
3 1
3 1
2 4
2 4
2 4
4 2
R414 475/FR414 475/F
1 2
R413 475/FR413 475/F
1 2
2 4
2 4
4 2
PCI_ICH
RP35
RP35
3
0x2
0x2
1
RP34
RP34
3
0x2
0x2
1
RP36
RP36
3
0x2
0x2
1
RP43
RP43
4
0x2
0x2
2
RP45
RP45
4
0x2
0x2
2
RP44
RP44
1
0x2
0x2
3
RP42
RP42
1
0x2
0x2
3
RP41
RP41
1
0x2
0x2
3
RP37
RP37
3
0x2
0x2
1
RP40
1
0x2
0x2
3
RP38
RP38
1
0x2
0x2
3
RP39
RP39
3
0x2
0x2
1
+3.3V_RUN
1 2
Non-iAMT
2
4
1
3
RP7
RP7
2.2KX2
2.2KX2
CLK_SDATA
CLK_SCLK
R185 POP: For Internal pull-low. R439 POP: For internal pull-high.
27M_SEL
5
1 2
+3.3V_RUN
1 2
1 2
R185
R185 *10K_NC
*10K_NC
R439
R439 *10K_NC
*10K_NC
R436
R436 *10K_NC
*10K_NC
R437
R437 10K
10K
6
CARD_CLK_REQ#CARD_CLK_REQ#_C
27M_SEL
27M_SEL (PIN13)
0=UMA 1 = Disc.
GRFX down
CLK_CPU_BCLK 3 CLK_CPU_BCLK# 3
CLK_MCH_BCLK 5 CLK_MCH_BCLK# 5
CLK_PCIE_MINI1 34 CLK_PCIE_MINI1# 34
MCH_DREFCLK 6
MCH_DREFCLK# 6
DREF_SSCLK 6 DREF_SSCLK# 6
CLK_PCIE_SATA 11 CLK_PCIE_SATA# 11
CLK_PCIE_MINI3 33 CLK_PCIE_MINI3# 33
CLK_MCH_3GPLL 6 CLK_MCH_3GPLL# 6
H_STP_PCI# 13 H_STP_CPU# 13
CLK_PCIE_EXPCARD 30 CLK_PCIE_EXPCARD# 30
MINI1CLK_REQ# 34 CARD_CLK_REQ# 30
CLK_PCIE_MINI2 33 CLK_PCIE_MINI2# 33
CLK_PCIE_ICH 12 CLK_PCIE_ICH# 12
CLK_PCIE_LOM 42 CLK_PCIE_LOM# 42
1213.7
H_STP_PCI# H_STP_CPU#
CLK_3GPLLREQ# SATA_CLKREQ# CARD_CLK_REQ# MINI1CLK_REQ# PCI_PCCARD
PCI_SIO
R163 *10K_NCR163 *10K_NC R169 *10K_NCR169 *10K_NC
R432 10KR432 10K R430 10KR430 10K R415 10KR415 10K R408 10KR408 10K R178 *10K_NCR178 *10K_NC
R435 *10K_NCR435 *10K_NC
1 2
1 2
12 12 12 12
12 12
+3.3V_RUN
+3.3V_RUN
FSC FSB FSA CPU SRC PCI
100
1 0
1
0
1
0 00 1
0
1
1 1
1
100
1
133
10
166
1
200
0
266
0
333
0
400
0
RSVD
1
100 100 100 100 100 100 100
330 33 33 33 33 33 33 33
PIN20 PIN21 PIN24 PIN25
DOT96T
DOT96C
SRCT0 SRCC0
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
CLOCK GENERATOR
CLOCK GENERATOR
CLOCK GENERATOR
FM6B 1A
FM6B 1A
FM6B 1A
7
96/ 100M_T
27Mout
96/ 100M_C
27MSSout
17 65Tuesday, February 26, 2008
17 65Tuesday, February 26, 2008
17 65Tuesday, February 26, 2008
8
of
C552 20P 50C552 20P 50 C538 *27P_NC 50C538 *27P_NC 50
1 2
C546 *27P_NC 50C546 *27P_NC 50
1 2
C208 *27P_NC 50C208 *27P_NC 50
1 2
C550 *27P_NC 50C550 *27P_NC 50
1 2
A A
Y1
Y1
14.318MHZ
14.318MHz
SATA_CLKREQ#13
CLK_3GPLLREQ#6
CLK_PCI_851231
1
14.318MHZ
C176
C176 33P
33P
1 2
50
50
CLK_LPC_DEBUG33 CLK_PCI_PCCARD28
CLK_PCI_ICH12 CLK_ICH_48M13 CPU_MCH_BSEL03,6
B B
C C
D D
CPU_MCH_BSEL13,6 CPU_MCH_BSEL23,6
CLK_ICH_14M13 CLK_PWRGD13
+3.3V_RUN
L62 BLM21PG600SN1D
L62 BLM21PG600SN1D
0805
0805
120 ohms@100Mhz
L63 BLM21PG600SN1D
L63 BLM21PG600SN1D
0805
0805
120 ohms@100Mhz
CLK_ICH_48M CLK_ICH_14M CLK_PCI_8512 CLK_PCI_PCCARD CLK_PCI_ICH
CLK_XTAL_OUTCLK_XTAL_IN
21
SATA_CLKREQ# CLK_3GPLLREQ#
CLK_LPC_DEBUG CLK_PCI_PCCARD
CLK_PCI_ICH PCI_ICH CLK_ICH_48M
L64
L64
BLM18AG601SN1D
BLM18AG601SN1D RP40
L18
L18
BLM18AG601SN1D
BLM18AG601SN1D
CLK_ICH_14M
12
12
C555
C555
0.1U
0.1U
10
10
R422 2.2R422 2.2
1 2
R444 2.2R444 2.2
1 2
R441 2.2R441 2.2
1 2
R173 2.2R173 2.2
1 2
5
hexainf@hotmail.com GRATUITO - FOR FREE
4
3
2
1
HDMI Connector
HDMI_CLK_C HDMI_TX0_CHDMI_TX0+ HDMI_TX0­HDMI_TX1_CHDMI_TX1+ HDMI_TX1­HDMI_TX2_CHDMI_TX2+ HDMI_TX2-
HDMI_TX2+ HDMI_TX2-
HDMI_TX1+ HDMI_TX1-
HDMI_TX0+ HDMI_TX0-
HDMI_CLK+ HDMI_CLK-
HDMI_DET
EXT_SWING
19
16
20
42
TXC-
TXC+
HTPLG
EXT_SWING
AGND AGND AGND
OVCC
PVCC1 PVCC2
AVCC3.3
SVCC0 SVCC1
SGND
SGND SPVCC SPGND
LINT#
LSCL4LSDA
SPDIF/HDSDO
3
15
34
L7
L7
C60 0.1U
C60 0.1U C59 0.1U
C59 0.1U C58 0.1U
C58 0.1U C57 0.1U
C57 0.1U
R68 1KR68 1K R63 750/FR63 750/F
2
VCC
43
VCC
9
VCC
48
VCC
38
VCC
5
GND
10
GND
21
AVCC
27
AVCC
18 24 30
64
17 31
32 33
RSVD
50 56
41
GND
45
GND
53 59 62 63 65
GND
SII1392CNU
SII1392CNU
R75 4.7KR75 4.7K
ICH_AZ_HDMI_SDOUT 11 ICH_AZ_HDMI_SYNC 11 ICH_AZ_HDMI_SDIN1 11 ICH_AZ_HDMI_RST# 11
+3.3V_RUN
VCC_PWR
AVCC
OVCC
PVCC1 PVCC2 VCC_PWR
SVCC
C490
C490 100P
100P
50
50
SPVCC
+3.3V_RUN
3
HDMI_CLK-
16
16 16
16 16
16 16
16
0220.7
0225.9
0226.13
HDMI_DET_R AVCC
C78
C78 100P
100P
50
50
C464
C464 1000P
1000P
50
50
C483
C483 1000P
1000P
50
50
C84
C84 100P
100P
50
50
C75
C75 1000P
1000P
50
50
C462
C462
0.1U
0.1U
12
12
R577
R577
R576
R576
*4.7K_NC
C487
C487 10U
10U
0805
0805 10
10
C82
C82 10U
10U
0805
0805 10
10
0805
0805
0805
0805
C79
C79 1000P
1000P
50
50
*4.7K_NC
1
*FDV301N_NC
*FDV301N_NC
1 2
BLM11A05S
BLM11A05S
C461
C461 10U
10U
10
10
L52
L52
1 2
BLM11A05S
BLM11A05S
1 2
C482
C482 10U
10U
10
10
L11
L11
1 2
BLM11A05S
BLM11A05S
Q73
Q73 R572 0R572 0
*FDV301N_NC
*FDV301N_NC
C71
C71 1000P
1000P
50
50
L47
L47
L50
L50
BLM11A05S
BLM11A05S
2
3
1
Q74
Q74
R573 0R573 0
C66
C66
0.1U
0.1U
16
16
+1.8V_RUN
+3.3V_RUN
+3.3V_RUN
HDMI_SCL_R
2
+5V_RUN
C74
C74
0.1U
0.1U
16
16
+1.8V_RUN
2
*4.7K_NC
*4.7K_NC
HDMI_SCL
HDMI_SDA
C68
C68 1000P
1000P
50
50
C463
C463 1000P
1000P
16
16
50
50
C491
C491 1U
1U
1206
1206 16
16
C489
C489
C484
C484
1000P
1000P
0.1U
0.1U
16
16
50
50
C83
C83 1000P
1000P
50
50
46 47
51 52
54 55
57 58
60 61
49
12 11
14 13
44
1 7 6
8
U4
U4
SDI+ SDI-
SDR+ SDR-
SDG+ SDG-
SDB+ SDB-
SDC+ SDC-
EXT_RES
RESET# SDSCL SDSDA
A1 SDADDC
SCLDDC
SCLROM SDAROM
TEST
HDMI_CLK+
28
29
TX2-
TX2+
HDBCLK
39
+3.3V_RUN +3.3V_RUN +3.3V_RUN+3.3V_RUN
R71
R69
D D
C C
B B
A A
R69
5.1K/F
5.1K/F
SDVO_CTRLCLK SDVO_CTRLDATA
R568
R568
16.5K/F
16.5K/F
HDMI_TX2+
HDMI_TX2-
HDMI_TX1+
HDMI_TX1-
HDMI_TX0+
HDMI_TX0-
HDMI_CLK+
HDMI_CLK-
1 2
EXC24CG900U
EXC24CG900U
R360 *0_NCR360 *0_NC
1 2
R361 *0_NCR361 *0_NC
1 2
1 2
EXC24CG900U
EXC24CG900U
R359 *0_NCR359 *0_NC
1 2
R358 *0_NCR358 *0_NC
1 2
1 2
EXC24CG900U
EXC24CG900U
R347 *0_NCR347 *0_NC
1 2
R349 *0_NCR349 *0_NC
1 2
1 2
EXC24CG900U
EXC24CG900U
R356 *0_NCR356 *0_NC
1 2
R353 *0_NCR353 *0_NC
1 2
5
R71
5.1K/F
5.1K/F
R569
R569
16.5K/F
16.5K/F
SDVOB_INT+6
SDVOB_INT-6
SDVOB_RED+6 SDVOB_RED-6
SDVOB_GREEN+6 SDVOB_GREEN-6
SDVOB_BLUE+6 SDVOB_BLUE-6
SDVOB_CLK+6 SDVOB_CLK-6
PLTRST#6,12,30,33,34,42 SDVO_CTRLCLK6 SDVO_CTRLDATA6
L43
L43
L42
L42
L40
L40
L41
L41
HDMI_TX2+_C
HDMI_TX2-_C
34
HDMI_TX1+_C
34
HDMI_TX1-_C
HDMI_TX0+_C
HDMI_TX0-_C
34
HDMI_CLK+_C
34
HDMI_CLK-_C
1108.19
1114.42
1225.9
R671KR67 1K
S_INT+ S_INT-
EXT_RES
HDMI_A1 HDMI_SDA
HDMI_SCL
C76 0.1U 16C76 0.1U16 C77 0.1U 16C77 0.1U16
R82 1KR82 1K
SDVO_CTRLCLK AVCC33V SDVO_CTRLDATA
ICH_AZ_HDMI_BITCLK11
0220.3
4
25
23
26
TX1-
TX1+
SiI1392
SiI1392
HDAVCC37HDRST35HDSDI
36
HDAVCC
C70
C70
0.1U
0.1U
16
16
R62 300R62 300 R61 300R61 300 R60 300R60 300 R59 300R59 300
22
TX0-
TX0+
HDASYNC
40
1 2
BLM11A05S
BLM11A05S
SDM10K45-7-F
SDM10K45-7-F
HDMI_SDA_R
3
C67
C67
0.1U
0.1U
16
16
+5V_RUN
21
D22
D22
R350
R350
1.8K
1.8K
R571 0 0603R571 0 0603
F1
F1
1 2
BLM18PG181SN1D
BLM18PG181SN1D C69
C69 10U
10U
0805
0805 10
10
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
HDMI_TX2+_C HDMI_TX2-_C
HDMI_TX1+_C HDMI_TX1-_C
HDMI_TX0+_C HDMI_TX0-_C
HDMI_CLK+_C HDMI_CLK-_C
R352
R352
1.8K
1.8K
HDMI_SCL_R HDMI_SDA_R
HDMI_DET_R
0220.5
12
1 2
*SMD1812P110TS_NC
*SMD1812P110TS_NC
L6
L6
+1.8V_RUN
PVCC1
C466
C466
C61
C61
0.1U
0.1U
1000P
1000P
16
16
50
50
PVCC2
C56
C56
C465
C465
0.1U
0.1U
1000P
1000P
16
16
50
50
AVCC33V
C64
C64
C65
C65
1000P
1000P
0.1U
0.1U
50
50
16
16
QUANTA
QUANTA
QUANTA COMPUTER
SiI 1362
SiI 1362
SiI 1362
FM6B 1A
FM6B 1A
FM6B 1A
C53
C53 *0.1U_NC
*0.1U_NC
1 2
C55
C55 1U
1U
1206
1206 16
16
1 2
C42
C42 1U
1U
1206
1206 16
16
C63
C63 10U
10U
0805
0805 10
10
L4
L4
BLM11A05S
BLM11A05S
L3
L3 BLM11A05S
BLM11A05S
L5
L5
1 2
BLM11A05S
BLM11A05S
C469
C469 1000P
1000P
50
50
CN2
CN2
SHELL1
19
D2+
18
D2 Shield
17
D2-
16
D1+
15
D1 Shield
14
D1-
13
D0+
12
D0 Shield
11
D0-
10
CK+
9
CK Shield
8
CK-
7
CE Remote
6
NC
5
DDC CLK
4
DDC DATA
3
GND
2
+5V
1
HP DET
SHELL2
ABA-HDM-018-K01
ABA-HDM-018-K01
+1.8V_RUN
+1.8V_RUN
1
1108.19
+3.3V_RUN
18 65Tuesday, February 26, 2008
18 65Tuesday, February 26, 2008
18 65Tuesday, February 26, 2008
20
21
of
1
hexainf@hotmail.com GRATUITO - FOR FREE
A A
2
3
4
5
6
7
8
B B
BLANK PAGE FOR PAGE NUMBER SAME AS DISCRETE
C C
D D
1
QUANTA
QUANTA
QUANTA COMPUTER
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
3
4
5
6
Date: Sheet
FM6B 1A
FM6B 1A
FM6B 1A
7
19 65Friday, February 22, 2008
19 65Friday, February 22, 2008
19 65Friday, February 22, 2008
of
of
of
8
A
hexainf@hotmail.com GRATUITO - FOR FREE
4 4
3 3
B
C
D
E
BLANK PAGE FOR PAGE NUMBER SAME AS DISCRETE
2 2
1 1
QUANTA
QUANTA
QUANTA COMPUTER
FM6B 1A
FM6B 1A
FM6B 1A
20 65Friday, February 22, 2008
20 65Friday, February 22, 2008
20 65Friday, February 22, 2008
of
of
E
of
A
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
B
C
D
Date: Sheet
Loading...
+ 46 hidden pages