Derat ing F ac tor0.33W/
Sto rage Temperat ure-65 to 175
stg
T
Max. Operating Junction Tem pe r at ur e175
j
o
C
o
C
o
C
1/9
Page 2
STD12N10L
THERMAL DATA
R
thj-case
R
thj-amb
R
thc-sink
T
Ther mal Resistanc e Junct ion-caseMax
Ther mal Resistanc e Junct ion-ambientMax
Ther mal Resistanc e Case-sinkTy p
Maximum Lead Te m perature For Soldering Purpos e
l
3
100
1.5
275
o
C/W
o
C/W
o
C/W
o
C
ELECTRICAL CHARACTERISTICS
=25oC unless otherwisespecified)
(T
case
OFF
SymbolParameterTest ConditionsMin.Typ.Max.Unit
V
(BR)DSS
Drain-source
ID=250µAVGS= 0100V
Break dow n Vo lt age
I
DSS
I
GSS
Zero Gate Voltage
Drain Curre nt (V
GS
Gat e- bod y Leakag e
Current (V
DS
=0)
=0)
V
=MaxRating
DS
=MaxRatingTc= 125oC
V
DS
V
= ± 15 V± 100nA
GS
1
10
ON(∗)
SymbolParameterTest ConditionsMin.Typ.Max.Unit
V
GS(th)
R
DS(on)
I
D(on)
Gate Threshold Voltage VDS=VGSID= 250 µA11.62.5V
Sta t ic Drain-s our c e On
Resistance
VGS=10V ID=6A
=5VID=6A
V
GS
On State Drain Current VDS>I
D(on)xRDS(on )max
0.12
0.17
12A
0.15
0.2
VGS=10V
DYNAMIC
SymbolParameterTest ConditionsMin.Typ.Max.Unit
g
(∗)Forward
fs
Tr ansc on duc tance
C
C
C
Input Capaci t ance
iss
Out put Capac itance
oss
Reverse Transfer
rss
Capacit a nc e
VDS>I
D(on)xRDS(on )maxID
=6A6.510S
VDS=25V f=1MHz VGS= 0800
150
50
µ
µA
Ω
Ω
pF
pF
pF
A
2/9
Page 3
STD12N10L
ELECTRICAL CHARACTERISTICS
(continued)
SWITCHINGON
SymbolParameterTest ConditionsMin.Typ.Max.Unit
t
d(on)
Tur n-on Delay T ime
Rise Time
t
r
VDD=50VID=6A
R
=4.7
G
Ω
VGS=5V
15
40
(Resis t iv e Load, see fig. 3)
Q
Q
Q
Tot al Gate C har ge
g
Gat e- Source Charge
gs
Gate-Drain Charge
gd
VDD=80V ID=12A VGS=5V20
6
10
30nC
SWITCHINGOFF
SymbolParameterTest ConditionsMin.Typ.Max.Unit
t
r(Voff)
t
t
Off-volt age Rise Time
Fall T ime
f
Cross-over Tim e
c
VDD=80VID=12A
=4.7 ΩVGS=5V
R
G
(Indu ct iv e Load, see fig. 5)
12
12
25
SOURCEDRAINDIODE
SymbolParameterTest ConditionsMin.Typ.Max.Unit
I
V
I
SDM
SD
Q
I
RRM
SD
t
Source-drain Current
(•)
Source-drain Current
12
48
(pulsed)
(∗)ForwardOnVoltage ISD=12A VGS=01.5V
Reverse Recovery
rr
Time
Reverse Recovery
rr
ISD= 12 Adi/dt = 100 A/µs
=30VTj=150oC
V
DD
(see test circuit, fig. 5)
145
580
Charge
Reverse Recovery
8
Current
ns
ns
nC
nC
ns
ns
ns
A
A
ns
µ
A
C
(∗) Pulsed:Pulse duration = 300µs, duty cycle 1.5%
(•) Pulse width limited by safe operating area
3/9
Page 4
STD12N10L
Fig. 1:
UnclampedInductiveLoad TestCircuit
Fig. 3: SwitchingTimes Test Circuits For
ResistiveLoad
Information furnishedis believed to beaccurateand reliable.However, STMicroelectronics assumesno responsibilityfor the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under anypatent or patent rights ofSTMicroelectronics. Specificationmentioned in this publication are
subjecttochange withoutnotice.This publication supersedes andreplaces all information previouslysupplied. STMicroelectronics products
are not authorized for use as critical components in life supportdevices or systemswithout express written approval of STMicroelectronics.
The STlogo is a trademark of STMicroelectronics
1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan- Malaysia - Malta - Morocco -