Page 1
1
2 3
6 7
15
12 11 10 9
GL6962
Description
The GL6962 and GL6962A are bipolar integrated
circuits that perform all speech and line interface
functions required in fully electronic telephone sets.
They perform electronic switching between dialing
and speech. The ICs operate at line voltage down
to 1.6V DC (with reduced performance) to
facilitate the use of more telephone sets connected
in parallel.
Features
Low DC line voltage: operates down to 1.6V
(excluding polarity guard)
Voltage regulator with adjustable static
resistance
Provides a supply for external circuits
Symmetrical high-impedance inputs (64k¥Ø) for
dynamic, magnetic or piezo-electric microphones
Asymmetrical high-impedance inputs(32k¥Ø)
for electric microphones
DTMF signal input with confidence tone
MUTE input for pulse or DTMF dialing
(GL6962)
input for pulse or DTMF dialing
MUTE
(GL6962A)
Receiving amplifier for dynamic, magnetic or
piezo-electric earpieces.
Large gain setting ranges on microphone and
earpiece amplifiers.
Line loss compensation (line current dependent)
for microphone and earpiece amplifiers
Gain control curve adaptable to exchange supply
DC line voltage adjustment facility
Packaged in 16 DIP/SOP.
GL6962/GL6962A
GL6962/GL6962A
Low Voltage Universal Speech Network
PIN Configuration
LN
TGA1
TGA2
QR
RGA
MIC-
MIC+
I
ref
* Pin 12 is active LOW(MUTE) for GL6962A
1
4
5
8
(TOP View)
16
14
13
SLPE
AGC
REG
V
CC
MUTE
DTMF
IR
VEE
Page 2
2
Block Diagram
8
14
15 9 16
1
4 2 3
10
7 6 11
12
5
13
CIRCUIT
+
+
DTMF
(1)
Ó
GL6962/GL6962A
IR
MIC
MIC-
MUTE
V
CC
dB
SUPPLY
&
+
+
MUTE
CONTROL
RGC TGC
RM
RM
-
-
LOW
VOLTAGE
LN
RGA
QR
TGA1
TGA2
VEE
* Pin 12 is active LOW (
CURRENT
REFERENCE
I
ref
) for GL6962A.
MUTE
CURRENT
CONTROL
REG AGC
SLPE
Page 3
3
Pin Description
PIN NUMBER SYMBOL DESCRIPTION
1 LN Positive line terminal
2 TGA1 Gain adjustment: transmitting amplifier
3 TGA2 Gain adjustment: transmitting amplifier
4 QR Non-inverting output: receiving amplifier
5 RGA Gain adjustment: receiving amplifier
6 MIC- Inverting microphone input
7 MIC+ Non-Inverting microphone input
GL6962/GL6962A
8 I
Current stabilizer
ref
9 VEE Negative line terminal
10 IR Receiving amplifier input
11 DTMF Dual-tone multi-frequency input
12 MUTE Mute input
13 VCC Positive decoupling
14 REG Voltage regulator decoupling
15 AGC Automatic gain control input
16 SLPE Slope (DC resistance) adjustment.
(1) Pin 12 is active LOW (MUTE ) for GL6962A.
(1)
Page 4
GL6962/GL6962A
4
Absolute Maximum Ratings
SYMBOL PARAMETER MIN MAX UNIT
V
I
P
T
T
LN
line
V
i
tot
amb
stg
Positive continuous line voltage - 12 V
Line Current
R9 = 20 ; Note1
GL6962 ; GL6962A
Input voltage on all other pins
Positive input voltage
Negative input voltage
Total power dissipation
R9 = 20 ; Note2
GL6962 ; GL6962A
Operating ambient temperature -25 +75 ¡É
Storage temperature -40 +125 ¡É
-
-
-
-
140
VCC+0.7
-0.7
666
mA
V
V
mW
Maximum Ratings are those values beyond which damage to the device may occur.
Functional Operation should be restricted to the limits in the Electrical Characteristics tables or
pin Descriptions section
Notes to the Absolute Maximum Ratings
1. Mostly dependent on the maximum required T
2. Calculated for the maximum ambient temperature specified T
junction temperature of 125¡É.
and on the voltage between LN and SLPE.
amb
= 75¡É and maximum
amb
Page 5
5
with
Electrical Characteristics
I
= 11 to 140 mA, V
line
SYMBOL
Supplies LN and VCC (Pin 1 and 13)
V
LN
Voltage drop over circuit
Between LN and VEE
V
LN
Voltage drop over circuit
between LN and V
external resistor RVA
V
I
CC
CC
Supply current VCC = 2.8V - 0.9 1.35 mA
Supply voltage available for
peripheral circuitry
GL6962
GL6962A
Microphone inputs MIC- and MIC+ (pin 6 and 7)
| Zi | Input inpedance
Differential
Single-ended
CMRR Common mode rejection
ratio
G
Voltage gain MIC+ or MIC-
V
to LN
¥ÄG
Gain variation with
vf
frequency referred to
800Hz
= 0V, f = 800Hz; T
EE
PARAMETER CONDITION MIN TYP MAX UNIT
MIC inputs open circuit
I
line
I
line
I
line
I
line
I
line
I
line
EE
RVA(LN to REG)=68 k§Ù
RVA(REG to SLPE)=39k§Ù
I
line
MUTE = HIGH
IP = 1.2mA
IP = 0mA
MUTE
IP = 1.2mA
IP = 0mA
Between MIC- and MIC+
MIC- or MIC+ to V
- 82 - dB
I
line
R7 = 68k§Ù
f = 300 and 3400 Hz - ¡¾0.2
= 25¡É ; unless otherwise specified
amb
= 1mA
= 4mA
= 15mA
= 100mA
= 140mA
= 15mA
-
-
3.55
4.9
-
-
-
= 15mA
2.2
-
= LOW
2.2
-
-
EE
= 15mA
-
50.5 52.0 53.5 dB
GL6962/GL6962A
1.6
1.9
4.0
5.7
-
3.5
4.5
2.7
3.4
2.7
3.4
64
34
-
-
4.25
6.5
7.5
-
-
-
-
-
-
-
-
- dB
V
V
V
V
V
V
V
V
V
V
V
k§Ù
k§Ù
Page 6
6
Gain variation with frequency referred to 800
SYMBOL
DTMF input (pin 11)
| Zi | Input impedance - 22 - k§Ù
G
Voltage gain from DTMF to LN I
V
¥ÄGvf
Hz
Gain adjustment input TGA1 and TGA2 (pin 2 and 3)
¥ÄGv Transmitting amplifier gain variation by
adjustment of R7 between TGA1 and TGA2
Sending adjustment output LN (pin 1)
V
LN(RMS)
Output voltage (RMS value) THD = 10%
V
no(RMS)
Noise output voltage
(RMS value)
Receiving amplifier input IR (pin 10)
| Zi | Input impedance - 22 - k§Ù
Receiving amplifier output QR (pin 4)
| Zo | Output impedance - 4 - ¥Ø
G
Voltage gain from IR to QR I
V
¥ÄGvf Gain variation with frequency referred to
800Hz
GL6962/GL6962A
PARAMETER CONDITION MIN TYP MAX UNIT
= 15mA
line
R7 = 68k§Ù
f = 300 and 3400
Hz
-8 - 0 dB
I
= 4mA
line
I
= 15mA
line
I
= 15mA
line
R7 = 68 k§Ù
200 §Ù between
MICand MIC+;
psophometrically
weighted
= 15mA
line
RL =300 ¥Ø
(from pin 9 to
pin4)
f = 300 and 3400
Hz
24.0 25.5 27.0 dB
- ¡¾
- dB
0.2
-
-
1.7
- -69
0.8
2.3
- V
V
- dBmp
29.5 31.0 32.5 dB
- ¡¾
- dB
0.2
Page 7
7
GL6962/GL6962A
SYMBOL
V
o(RMS)
V
o(RMS)
V
no(RMS)
Gain adjustment input RGA (pin 5)
¥ÄG
MUTE input (pin 12)
VIH HIGH level input voltage 1.5 - VCC V
V
I
MUTE
Reduction of gain
Gv Voltage gain from DTMF to QR
Automatic gain control input AGC (pin 15)
¥ÄGv Controlling the gain from IR to QR and the
Output voltage(RMS value) THD = 2 %
Output voltage(RMS value) THD = 10% ;
Noise output voltage
(RMS value)
Receiving amplifier gain Variation by
v
adjustment of R4 between RGA and QR
LOW level input voltage - - 0.3 V
IL
Input current - 8 15 µA
GL6962
GL6962A
gain from MIC+, MIC- to LN
Gain control range
PARAMETER CONDITION MIN TYP MAX UNIT
sinewave drive ;
R4 = 100k¥Ø
I
= 15mA ; Ip = 0mA ;
line
RL = 150 ¥Ø
RL= 150 ¥Ø
R4 = 100 k¥Ø ;
RL = 150 ¥Ø
I
= 4mA
line
I
= 15mA ;
line
R4 =100 k¥Ø ;
IR open-circuit
psophometrically weighted
RL =300 ¥Ø
-11 - 0 dB
R4 =100 k¥Ø ;
RL = 300 ¥Ø
MUTE = HIGH
= LOW
MUTE
R6 =100 K¥ø
(between AGC and VEE)
I
= 70mA
line
0.22
0.33
0.3
0.48
- 15 - mV
- 50 - •V
-
-19
-
-19
-
-5.8
-
-
-
-
-
-
V
V
dB
dB
dB
Page 8
GL6962/GL6962A
8
C1
F
+
C3
R5
C8
R1
C7
1 nF
C4
R4
R
L
¥Ø
10 to
R9
¥Ø
C6
R7
16
15
11 12
IR
Test Circuit
For measuring gain from MIC+ and MIC-, the MUTE input should be LOW or open-circuit.
For measuring the DTMF input, the MUTE input should be HIGH.
Inputs not being tested should be open-circuit.
Fig. 1 Test circuit for defining GL6962 voltage gain of MIC+, MIC- and DTMF inputs.
(Voltage gain is defined as GV = 20log |Vo/Vi|
600
140mA
I
line
100•F
+
1
V
O
100k¥Ø
100pF
V
i
10
4
QR
5
RGA
MIC+
7
MIC-
6
SLPE TGA1 TGA2 REG AGC I
20
100pF
LN
GL6962A
2
3
4.7•F +
14
68k¥Ø
1 nF
13
V
CC
DTMF
MUTE
10•F
V
ref
EE
9
8
R6
3.6k
Vi
+ 100•
Page 9
GL6962/GL6962A
9
C1
F
+
C3
R5
C8
R1
C7
1 nF
C4
R4
R
L
¥Ø
10 to
R9
¥Ø
C6
R7
16
15
11 12
IR
MUTE
For measuring gain from MIC+ and MIC-, the
For measuring the DTMF input, the
Inputs not being tested should be open-circuit.
Fig. 2 Test circuit for defining GL6962A voltage gain of MIC+, MIC- and DTMF inputs.
(Voltage gain is defined as GV = 20log |Vo/Vi|
140mA
600
100•F
I
line
1
V
O
+
100k¥Ø
100pF
V
i
10
4
QR
5
RGA
MIC+
7
MIC-
6
SLPE TGA1 TGA2 REG AGC I
20
100pF
LN
GL6962A
2
3
4.7•F +
14
68k¥Ø
1 nF
MUTE
input should be LOW or open-circuit.
MUTE
13
V
CC
DTMF
V
ref
EE
9
8
R6
3.6k
input should be HIGH.
10•F
+ 100•
Page 10
10
C1
C3
R5
C8
R1
C7
C4
R4
+
F
R9
¥Ø
R7
IR
GL6962/GL6962A
line
100•
140mA
V
¥Ø
100k¥Ø
Z
L
C2
100pF
1 nF
V
i
10µ
10
4
5
6
QR
MIC+
MIC-
SLPE TGA1
100pF
1
2 3
¥Ø
1 nF
GL6962
4.7•F +
Fig. 3 Test circuit for defining GL696
(Voltage gain is defined as G = 20log |o/V|
REG AGC
13
CC
ref
15 8
3.6k
DTMF
EE
11
+
100•
Page 11
11
C1
F
R5
R1
C7
C4
+
F
10 to
R9
¥Ø
C6
R7
16
15
11 12
IR
GL6962/GL6962A
I
line
100•
600¥Ø
140mA
100k
V
O
Z
L
C2
100pF
V
i
10
+
10µF
4
QR
5
RGA
MIC+
7
MIC-
6
SLPE TGA1 TGA2 REG AGC I
100pF
20
1
LN
13
V
CC
GL6962A
V
ref
2
3
4.7•F +
14
R6
68k¥Ø
1 nF
Fig. 4 Test circuit for defining GL6962A voltage gain of receiving amplifier.
(Voltage gain is defined as GV = 20log |Vo/Vi|
DTMF
MUTE
+
EE
100•
9
8
Page 12
12
Application Circuit
+
R3
C3
F
R5
C8
R1
C7
C4
R4
R 10
R9
16
15
11 12
IR
(1)
R2
130K
Telephone
from dial
control circuit
C1
F
GL6962/GL6962A
Line
13µ
12V
+
8
3.6k
DTMF
MUTE
EE
9
100µ
and
1
C5
C2
100nF
100pF
3.92k
Z
bal
1 nF
R8
390
20¥Ø
10
4
QR
5
RGA
MIC+
7
MIC-
6
SLPE TGA1 TGA2 REG AGC I
1 nF
LN
GL6962
2
3
4.7•
14
)
C6
R7
RVA(R
16-14
13
V
CC
V
ref
R6
(1) Pin 12 is active LOW (
) for GL6962A.
MUTE
Fig. 5 Typical application of GL6962, shown there with piezo-electric earpiece and DTMF dialing.
(The diode bridge, the zener diode and R10 limit current into, and the voltage across, the circuit
during line transients. A different protection requirement is required for pulse dialing or register
recall.)
Loading...