Cirrus Logic CS4361 User Manual

Internal Voltage
Reference
Auto-Speed Detecting PCM Serial Interface
Level Translator
Mode Control
Analog & Digital Core
Supply (5 V)
Single-Ended
Outputs
(Six Channels
6
PCM Serial Audio Input
Digital Filters
Switch-Cap
DAC and
Analog Filters
Multi-bit Modulators
External Mu te
Control
Mute Control
Serial Audio Port & Control
Supply (1.8 V to 5 V)
6
Digital
De-emphasis
Confidential Draft
9/30/11
CS4361
20-Pin, 24-Bit, 192 kHz, 6-Channel D/A Converter
Features
Multi-Bit Delta-Sigma Modulator24-Bit ConversionAutomatically Detects Sample Rates Up To
103 dB Dynamic Range-94 dB THD+NLow Clock-Jitter Sensitivity+5 V Core Power+1.8 V to +5 V Interface PowerFiltered Line-Level OutputsOn-Chip Digital De-emphasisPopguardMute Output ControlSmall 20-pin TSSOP Package
®
Technology
Description
The CS4361 is a complete 6-channel digital-to-analog output system including interpolation, multi-bit D/A con­version, and output analog filtering in a small 20-pin package. The CS4361 supports all major audio data in­terface formats.
The CS4361 is based on a fourth-order, multi-bit, delta­sigma modulator with a linear analog low-pass filter. This device also includes auto-speed mode detection using both sample rate and master clock ratio as a method of auto-selecting sampling rates between 2 kHz and 216 kHz.
The CS4361 contains on-chip digital de-emphasis, op­erates from a single +5 V power supply with separate built-in level shifter for the digital interface, and requires minimal support circuitry. These features are ideal for DVD players and recorders, digital televisions, home theater and set-top box products, and automotive audio systems.
The CS4361 is available in a 20-pin TSSOP Commer­cial grade package (-40 to 85° C). The CDB4361 is also available for device evaluation and implementation su g­gestions. Please refer to “Ordering Information” on
page 23 for complete ordering information.
http://www.cirrus.com
Copyright Cirrus Logic, Inc. 2011
(All Rights Reserved)
SEPT '11 DS672F2
Confidential Draft
TABLE OF CONTENTS
1. PIN DESCRIPTIONS .............................................................................................................................. 4
2. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 5
RECOMMENDED OPERATING CONDITIONS .................................................................................... 5
ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 5
DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CZZ) ............................................................. 6
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE ........................................ 7
DIGITAL INPUT CHARACTERISTICS ....................................... ... ... ... ... .... ... ... ... .... ... ... ........................8
POWER & THERMAL CHARACTERISTICS ......................................................................................... 8
SWITCHING CHARACTERISTICS - SERIAL AUDIO INTERFACE ...................................................... 9
3. TYPICAL CONNECTION DIAGRAM ................................................................................................... 11
4. APPLICATIONS ................................................................................................................................... 12
4.1 Master Clock .................................................................................................................................. 12
4.2 Serial Clock .................................................................................................................................... 12
4.2.1 External Serial Clock Mode ................................................................................................... 12
4.2.2 Internal Serial Clock Mode ................. ...................................................................................12
4.3 De-Emphasis ................................................................................................................................. 14
4.4 Mode Select ................................................................................................................................... 14
4.5 Initialization and Power-Down ........................................................................................................ 15
4.6 Output Transient Control ................................................................................................................ 16
4.6.1 Power-Up ................................................................. .... ...................................... ... ................ 16
4.6.2 Power-Down ................................ ... .... ... ... ....................................... ... ... .... ... ......................... 16
4.7 Grounding and Power Supply Decoupling ..................................................................................... 16
4.8 Analog Output and Filtering ........................................................................................................... 16
4.9 Mute Control .................................................................................................................................. 17
5. PERFORMANCE PLOTS ..................................................................................................................... 18
6. PARAMETER DEFINITIONS ................................................................................................................ 21
7. PACKAGE INFORMATION .................................................................................................................. 22
8. ORDERING INFORMATION ................................................................................................................ 23
9. REVISION HISTORY ............................................................................................................................ 24
9/30/11
CS4361
2
Confidential Draft
LIST OF FIGURES
Figure 1.Equivalent Output Test Load ................................... ... .......................................... ... ... .................. 8
Figure 2.Maximum Loading .......................... ... ... .... ... ... ... .... ...................................... .... ... ... ... ..................... 8
Figure 3.External Serial Mode Input Timing .............................................................................................. 10
Figure 4.Internal Serial Mode Input Timing ............................................................................................... 10
Figure 5. Internal Serial Clock Generation ...... .......................................................................................... 10
Figure 6.Recommended Connection Diagram .......................................................................................... 11
Figure 7.CS4361 Data Format (I²S) ... .... ... ... ... ... .... ... ... .......................................... ... ................................ 13
Figure 8.CS4361 Data Format (Left-Justified) .......................................................................................... 13
Figure 9.CS4361 Data Format (Right-Justified 24) ................................... ... .... ... ... ... .... ... ... ... ... .... ... ... ...... 13
Figure 10.CS4361 Data Format (Right-Justified 16) ................................................................................. 14
Figure 11.De-Emphasis Curve (Fs = 44.1kHz) ......................................................................................... 14
Figure 12.CS4361 Initialization and Power-Down Sequence ................................................................... 15
Figure 13.Suggested Active-Low Mute Circuit .......................................................................................... 17
Figure 14.Single-Speed Stopband Rejection ............................................................................................ 18
Figure 15.Single-Speed Transition Band .................................................................................................. 18
Figure 16.Single-Speed Transition Band .................................................................................................. 18
Figure 17.Single-Speed Passband Ripple ...................... .... ... ... ... .... ... ... ... ... .... ... ... ................................... 18
Figure 18.Double-Speed Stopband Rejection .............................. .... ... ... ... ... .... ... ... ... .... ... ... ... ... .... ... ......... 19
Figure 19.Double-Speed Transition Band ................................................................................................. 19
Figure 20.Double-Speed Transition Band ................................................................................................. 19
Figure 21.Double-Speed Passband Ripple .................................. .......................................... ................... 19
Figure 22.Quad-Speed Stopband Rejection ............................................................................................. 20
Figure 23.Quad-Speed Transition Band ...................................... .... ... ... ... ... .... ... ... ... .... ... ... ... ................... 20
Figure 24.Quad-Speed Transition Band ...................................... .... ... ... ... ... .... ... ... ... .... ... ... ... ................... 20
Figure 25.Quad-Speed Passband Ripple ................................................................................................. 20
9/30/11
CS4361
LIST OF TABLES
Table 1. Common Clock Frequencies ....................................................................................................... 12
Table 2. Mode Pin Settings ....................................................................................................................... 14
3
Confidential Draft
1 2 3 4 5
16 6 7 8
15
14
13
12 11
9 10
17
18
19
20
MUTEC
VL
AOUT1
SDIN1
AOUT2
SDIN2
AOUT3
SDIN3
AOUT4
DEM
/SCLK
VA
LRCK
GND
MCLK
AOUT5
RST
AOUT6
MODE
VQ
FILT+

1. PIN DESCRIPTIONS

9/30/11
CS4361
Pin Name # Pin Description
SDIN1 SDIN2 SDIN3
DEM
/SCLK 5
LRCK 6 MCLK 7 Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
VQ 11 Quiescent Voltage (Output) - Filter connection for internal quiescent voltage. FILT+ 10 AOUT1
AOUT2 AOUT3 AOUT4 AOUT5 AOUT6
GND 14 Ground (Input) - ground reference. VA 15 Analog Power (Input) - Positive power for the analog and core digital sections. VL 1 Interface Power (Input) - Positive power for the digital interface level shifters. RST MUTEC 20 Mute Control (Output) - Control signal for optional external muting circuitry. MODE 9 Mode Control (Input) - Selects operational modes (see Table 2).
4
2 34Serial Audio Data Input (Input) - Input for two’s complement serial audio data.
De-emphasis/External Serial Clock Input (Input) - used for de-emphasis filter control or external serial clock input.
Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio data line.
Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
19 18 17 16 13 12
Analog Output (Output) - The full scale analog output level is specified in the Analog Characteristics specification table.
8 Reset (Input) - Applies reset to the internal circuitry when low.
Confidential Draft
9/30/11
CS4361

2. CHARACTERISTICS AND SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

AGND = 0 V; all voltages with respect to ground.
Parameters Symbol Min Nom Max Units
DC Power Supply Specified Temperature Range Commercial T
VA VL
A
4.75
1.7
-40 - +85 C
5.0
3.3
5.25
5.25
V V

ABSOLUTE MAXIMUM RATINGS

AGND = 0 V; all voltages with respect to ground.
Parameters Symbol Min Max Units
DC Power Supply Input Current, Any Pin Except Supplies I
Digital Input V oltage (pin 8, RST Digital Input V oltage (all other digital pins) V Ambient Operating Temperature (power applied) T Storag e Temperature T
WARNING:Operation at or beyond these limits may result in permanent damage to the device. Normal operation
is not guaranteed at these extremes.
)V
VA VL
in
IND IND
op
stg
-0.3
-0.3
10mA
-0.3 VA+0.4 V
-0.3 VL+0.4 V
-55 125 °C
-65 150 °C
6.0 VA
V V
5
Confidential Draft
9/30/11
CS4361

DAC ANALOG CHARACTERISTICS - COMMERCIAL

Test Conditions (unless otherwise specified). VA = 5.0 V, VL = 3.3 V, and TA = 25° C. Full-scale input sine wave. Measurement Bandwidth is 10 Hz to 20 kHz. See (Note 1). Specifications apply to all channels unless otherwise
indicated.
Parameter Min Typ Max Unit
Dynamic Performance
Dynamic Range 18 to 24-Bit A-weighted
unweighted
16-Bit A-weighted
unweighted
99 96 90 87
103 100
96 93
-
-
-
-
Total Harmonic Distortion + Noise
18 to 24-Bit Ch. 1-2, 0 dB
Ch. 3-4, 0 dB Ch. 5-6, 0 dB
-20 dB
-60 dB
16-Bit Ch. 1-2, 0 dB
Ch. 3-4, 0 dB Ch. 5-6, 0 dB
-20 dB
-60 dB
-
-
-
-
-
-
-
-
-
-
-93
-90
-94
-80
-40
-92
-89
-93
-73
-33
-86
-83
-87
-76
-36
-85
-82
-86
-67
-27
DAC Analog Characteristics - All Modes
Parameter Symbol Min Typ Max
Interchannel Isolation (1 kHz) - 100 - dB
DC Accuracy
Interchannel Gain Mismatch - 0.1 0.25 dB Gain Drift - 100 - ppm/°C
Analog Output
Full Scale Output Voltage 0.60•VA 0.65•VA 0.70•VA Vpp Quiescent Voltage V
Max DC Current draw from an AOUT pin I Max Current draw from VQ I Min AC-Load Resistance (see Figure 2)R Max Load Capacitance (see Figure 2)C Output Impedance Z
Q
OUTmax
Qmax
L L
OUT
-0.5VA-VDC
-10-A
- 100 - A
-3-k
- 100 - pF
- 100 -
dB dB dB dB
dB dB dB dB dB dB dB dB dB dB
Notes:
6
1. One LSB of triangular PDF dither added to data.
Confidential Draft
9/30/11
CS4361

COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

The filter characteristics have been norma lized to th e sample rate (Fs) and can be referenced to the desired sam­ple rate by multiplying the given characteristic by Fs. (See Note 5)
Parameter Symbol Min Typ Max Unit
Single-Speed Mode
Passband (Note 2) to -0.05 dB corner
to -3 dB corner Frequency Response 10 Hz to 20 kHz -.01 - +.08 dB StopBand .5465 - - Fs StopBand Attenuation (Note 3) 50 - - dB Group Delay tgd - 1 0/Fs - s De-emphasis Error (Note 4) Fs = 44.1 kHz - - +.05/-.25 dB
Double-Speed Mode
Passband (Note 2) to -0.1 dB corner
to -3 dB corner Frequency Response 10 Hz to 20 kHz -.05 - +.2 dB StopBand .5770 - - Fs StopBand Attenuation (Note 3) 55 - - dB Group Delay tgd - 5 /F s - s
Quad-Speed Mode
Passband (Note 2) to -0.1 dB corner
to -3 dB corner Frequency Response 10 Hz to 20 kHz 0 - +0.00004 dB StopBand 0.7 - - Fs StopBand Attenuation (Note 3) 51 - - dB Group Delay tgd - 2.5/Fs - s
0 0
0 0
0 0
-
-
-
-
-
-
.4780 .4996
.4650 .4982
0.397
0.476
Fs Fs
Fs Fs
Fs Fs
2. Response is clock-dependent and will scale with Fs.
3. For Single-Speed Mode, the measurement bandwidth is 0.5465 Fs to 3 Fs. For Double-Speed Mode, the measurement bandwidth is 0.577 Fs to 1.4 Fs. For Quad-Speed Mode, the measurement bandwidth is 0.7 Fs to 1 Fs.
4. De-emphasis is available only in Single-Speed Mode.
5. Amplitude vs. Frequency plots of this data are available in “Performance Plots” on page 18.
7
Confidential Draft
AOUTx
AGND
3.3 µF
V
out
R
L
C
L

Figure 1. Equivalent Output Test Load Figure 2. Maximum Loading

100
50
75
25
2.5
51015
Safe Operating
Region
Capacitive Load -- C (pF)
L
Resistive Load -- R (k)
L
125
3
20
9/30/11
CS4361

DIGITAL INPUT CHARACTERISTICS

Parameters Symbol Min Typ Max Units
High-Level Input Voltage -all input Pins except RST (% of VL) V Low-Level Input Voltage -all input Pins except RST (% of VL) V High-Level Input Voltage -RST pin (Note 6) (% of VL) V Low-Level Input Voltage -RST pin (% of VL) V Input Leakage Current (Note 7) I
IH IL IH IL
in
70% - - V
- - 30% V
90% - - V
- - 10% V
--±10A
Input Capacitance - 8 - pF
6. RST pin has an input threshold relative to VL, but is VA tolerant.
7. I
for LRCK is ±20 A max.
in

POWER & THERMAL CHARACTERISTICS

Parameters Symbol
Power Supplies
Power Supply Current normal operation
(Note 8)
power-down state (Note 9)
Power Dissipation normal operation
power-down state (Note 9) Package Thermal Resistance Power Supply Rejection Ratio (Note 10) (1 kHz)
(60 Hz)
8. Current consumption increases with increasing FS and increasing MCLK. Typ and Max values are based on highest FS and highest MCLK. Current variance betwee n speed modes is small.
9. Power-Down Mode is defined when all clock and data lines are held static.
10. Valid with the recommended capacitor values on VQ and FILT+ agram in Section 4.
Min Typ Max
I
A
I
L
I
A
I
L
JA
PSRR -
-
-
-
-
-
-
-72-°C/Watt
-
as shown in the typical connection di-
5V Nom
66
0.1
300
26
331
1.63
60 40
90
1
-
-
455
-
-
-
Units
mW mW
mA mA
AA
dB dB
8
Loading...
+ 16 hidden pages