YMF715E-S (OPL3-SA3) is a single audio chip that integrates OPL3 and its DAC, 16bit Sigma-delta
CODEC, MPU401 MIDI interface, joystick port, and a 3D enhanced controller including all the analog
components which is suitable for multi-media application. This LSI is fully compliant with Plug and Play
ISA 1.0a, and supports all the necessary features, i.e. 16bit address decode, more IRQs and DMAs in
compliance with PC’96. This LSI also supports the expandability, i.e. Zoomed Video, Modem and CDROM interface in a Plug and Play manner, and power management (power down, power save, partial
power down, and suspend/resume) that is indispensable with power-conscious application.
FEATURES
■■■■
Built-in OPL3 (FM-synthesizer)
●
Supports Sound Blaster Game compatibility
●
Supports Windows Sound System compatibility
●
Supports Plug & Play ISA 1.0a compatibility
●
Full Duplex operation
●
Built-in MPU401 Compatible MIDI I/O port
●
Built-in Joystick port
●
Built-in the 3D enhanced controller including all the analog components
●
Supports multi-purpose pin function
●
(Support 16-bit address decode, DAC interface for OPL4-ML/ML2, Zoomed Video port, EEPROM
interface, MODEM interface, IDE CD-ROM interface)
Hardware and software master volume control
●
Supports monaural input
●
24 mA TTL bus drive capability
●
Supports Power Management(power down, power save, partial power down, and suspend/resume)
●
+5V/ +3.3V power supply for digital, 5V power supply for analog.
●
100 pin SQFP package (YMF715E-S)
●
The contents of this catalog are target specifications and are subject to change
without prior notice. When using this device, please recheck the specifications.
name
SEL2-03I+CMOS-Refer to “Multi-purpose pins” section
MP9-010I+/OTTL2mARefer to “multi-purpose pins” section
Others : 27 pins
name
GP3-04IA--Game Port
GP7-44I+
RXD1I+
TXD1OTTL4mAMIDI Data Transfer
/VOLUP1I+
/VOLDW1I+
X33I1ICMOS-33.8688 MHz
X33O1OCMOS2mA33.8688 MHz
X24I1ICMOS-24.576 MHz
X24O1OCMOS2mA24.576 MHz
AVDD2---Analog Power Supply (put on +5.0V
DVDD3---Digital Power Supply (put on +5.0 V or +3.3V
AVSS2---Analog GND
DVSS4---Digital GND
insI/Otypesizefunction
insI/Otypesizefunction
Schmitt
Schmitt
Schmitt
Schmitt
-Game Port
-MIDI Data Receive
-Hardware Volume (Up)
-Hardware Volume (Down)
Total : 100 pins
Note :
I+:Input Pin with Pull up ResistorT: TTL-tri-state output pin
Schmitt:TTL-Schmitt input pin
May 21, 1997
-4-
Page 5
YMF715E
BLOCK DIAGRAM
■■■■
-5-
May 21, 1997
Page 6
YMF715E
)
(
)
(
)
FUNCTION OVERVIEW
■■■■
1. Multi-purpose pin
1-1. Multi-purpose function
OPL3-SA3 can support the various functions listed below by programming SEL2-0 pins.
A. 16-bit address decode
B. EEPROM interface
C. Zoomed video port
D. CPU and DAC interface for OPL4-ML/ML2
E. MODEM interface
F. IDE CD-ROM interface
Following table shows what combinations of the above functions are available for each SEL2-0 pins.
nameI/Ofunction
/MCSOChip select output for MODEM chip (COM
MIR
ROMCLKOSerial data clock output for external EEPROM
ROMCSOChip select output for external EEPROM
ROMDII+Serial data input for external EEPROM
ROMDOOSerial data output for external EEPROM
/CDCS0OChip select output for IDE CD-ROM (/CS1FX
/CDCS1OChip select output for IDE CD-ROM (/CS3FX
CDIR
A12 - 15IAddress bus for ISA-bus
/EXTENI+Enable OPL4-ML/ML2 interface
/SYNCSOChip select output for OPL4-ML/ML2
BCLK_MLI+Bit clock input for OPL4-ML/ML2
LRCK_MLI+L/R clock input for OPL4-ML/ML2
SIN_MLI+Serial data input for OPL4-ML/ML2
CLKOOMaster clock output (33.8688MHz
BCLK_ZVI+Bit clock input for Zoomed Video port (I2S
LRCK_ZVI+L/R clock input for Zoomed Video port (I2S
SIN_ZVI+Serial data input for Zoomed Video port (I2S
/XRSTOInverted RESET output
ose pins:
I+Interrupt request input for MODEM (COM
I+Interrupt request input for IDE CD-ROM
May 21, 1997
-7-
Page 8
YMF715E
/
/
/
/
/
K
1-3. System Block Diagram
(1) SEL=1 (Sound Card and Combo Card Add-in)
SD15-8
SA2-0
SA15-12
AEN
RESETDRV
SD7-0
/IOW,/IOR
SA11-0
SD7-0
16V8
/CDCS1
/CDCS0
MP7
MP6
RESET
IOW,/IOR
A11-0
D7-0
ENH
RESET
ENL
CDIRQ
AEN*
MP8
AEN
YMF715E-S
(OPL3-SA3)
245
245
AUX2L
AUX2R
MP0
MP1
IDE CD-ROM I/F
MCS
MIRQ
MODEM I/F
}
MP3
MP2
MP4
ROMDI
ROMCS
ROMCL
EEPROM
MP5
ROMDO
TXD
MP9
TXD
CLKO
XI
RXD
CLKO
BCO
LRORESET
DO2
YAC516
OPL4-ML/ML2
1. External PAL(16V8 etc.)
(i) connect the signal AEN* generated by decoding SA15-12 and AEN to the AEN of OPL3-
SA3.
(ii) generate the /G(enable) signal for Data Bus Buffer (LS245) by decoding the /CDCS1-0 and
SA2-0.
(iii) generate the /RESET signal from RESETDRV.
May 21, 1997
-8-
Page 9
YMF715E
/
/
K
2. Master Clock
Both 33.8688MHz and 24.576MHz are used or 14.31818MHz and clock module
(ex.MK1420 by Micro Clock) are used.
3. OPL4-ML/ML2
The external DAC (YAC516) is necessary for wavetable upgrade.
(2) SEL=2 (Sound Card and Combo Card for Add-in)
RESETDRV
/IOW,/IOR
AEN
SA15-12
SA11-0
SD7-0
24.576MHz
33.8688MHz
MK1420
RESET
IOW,/IOR
AEN
MP9-6
A11-0
D7-0
X24I
X33I
MP2
ROMCL
YMF715E-S
(OPL3-SA3)
MP4
MP3
MP5
ROMDI
ROMCS
ROMDO
EEPROM
14.31818MHz
AUX2L
AUX2R
TXD
TXD
RXD
RESET
XI
OPL4-ML/ML2
MP0
MP1
CLKO
BCO
LRO
DO2
MCS
MIRQ
YAC516
MODEM I/F
}
1. OPL4-ML/ML2
The external DAC (YAC516) and the clock module (ex.MK1420 by Micro Clock) are
necessary for wavetable upgrade.
2. MK1420
The MK1420 is the clock module that generates all clocks necessary for this chipset . It is by
Micro Clock and its package is SOP8.
May 21, 1997
-9-
Page 10
YMF715E
/
K
(3) SEL=3 (Sound Card for Add-in)
SA15-12
AEN
RESETDRV
/IOW,/IOR
SA11-0
SD7-0
/IOW,/IOR
SA2-0
SD7-0
AEN*
138
AEN
RESET
IOW,/IOR
A11-0
D7-0
MP3
MP2
MP4
ROMDI
ROMCS
ROMCL
EEPROM
245
YMF715E-S
(OPL3-SA3)
MP5
ROMDO
/EXTEN
RESET
/IOW
/IOR
A2-0
D7-0
DBDIR
MP0
OPL4-
ML/ML2
MP6
MP7
MP8
TXD
MP9
MP1
TXD
CLKO
/SYNCS
XII
/OPLCS
RXD
DO2
LRO
BCO
BCLK_ML
LRCK_ML
SIN_ML
1. 16bit Address Decode
The signal AEN* generated by decoding SA15-12 and AEN needs to be connected to the
AEN of OPL3-SA3.
May 21, 1997
-10-
Page 11
YMF715E
/
/
(4) SEL=4 (for Notebook PC)
SA15-12
AEN
RESETDRV
/IOW,/IOR
SA11-0
SD7-0
/IOW,/IOR
SA2-0
SD7-0
AEN*
138
AEN
RESET
IOW,/IOR
A11-0
D7-0
245
YMF715E-S
(OPL3-SA3)
MP0
MP1
/EXTEN
RESET
/IOW
/IOR
A2-0
D7-0
DBDIR
/SYNCS
/OPLCS
OPL4-
ML/ML2
MP2
MP3
MP4
MP5
MP6
MP7
MP8
TXD
MP9
TXD
CLKO
XII
RXD
DO2
LRO
BCO
BCLK_ZV
LRCK_ZV
SIN_ZV
XRST
BCLK_ML
LRCK_ML
SIN_ML
}
ZV Port
Peripheral
Equipment
1. 16bit Address Decode
The signal AEN* generated by decoding SA15-12 and AEN needs to be connected to the
AEN of OPL3-SA3.
2. ZV Port and OPL4-ML/ML2 I/F
ZV port is supported by using the internal DAC of OPL3-SA3 that is originally dedicated for
the use of internal OPL3.
(i) either OPL4-ML/ML2 or ZV port is active at a time and simultaneous use is not
possible.
(ii) which function the internal DAC is used for is determined by the SA3 Control
register, index 02h, VZE bit.
May 21, 1997
-11-
Page 12
YMF715E
/
/
/
(5) SEL=5 (for Notebook PC)
RESETDRV
/IOW,/IOR
AEN
SA15-12
SA11-0
SD7-0
24.576MHz
33.8688MHz
MK1420
RESET
IOW,/IOR
AEN
MP5-2
A11-0
D7-0
X24I
X33I
YMF715E-S
(OPL3-SA3)
14.31818MHz
MP0
MP1
MP6
MP7
MP8
MP9
AUX2L
AUX2R
TXD
TXD
RXD
RESET
XI
CLKO
OPL4-ML/ML2
BCO
LRO
DO2
BCLK_ZV
LRCK_ZV
SIN_ZV
XRST
YAC516
MCS
MIRQ
}
}
MODEM I/F
ZV Port
Peripheral
Equipment
1. Internal DAC
The internal OPL3 and the ZV Port shares the internal DAC, which is very similar to the case
mentioned the previous section.
(i) either internal OPL3 or ZV port is active at a time and simultaneous use is not
possible.
(ii) which function the internal DAC is used for is determined by the SA3 control
register, index 02h, VZE bit.
2. OPL4-ML/ML2
The external DAC (YAC516) and the clock module (ex.MK1420 by Micro Clock) are
necessary for wave table upgrade.
May 21, 1997
-12-
Page 13
YMF715E
/
(6) SEL=7 (for Notebook PC, Desktop P C )
RESETDRV
/IOW,/IOR
AEN
SA15-12
SA11-0
SD7-0
/IOW,/IOR
SA2-0
SD7-0
RESET
IOW,/IOR
AEN
MP5-2
A11-0
D7-0
245
YMF715E-S
(OPL3-SA3)
MP0
MP1
/EXTEN
RESET
/IOW
/IOR
A2-0
D7-0
DBDIR
/SYNCS
/OPLCS
OPL4-
ML/ML2
MP6
MP7
MP8
MP9
TXD
TXD
CLKO
XII
RXD
DO2
LRO
BCO
BCLK_ML
LRCK_ML
SIN_ML
May 21, 1997
-13-
Page 14
YMF715E
2. ISA Interface
OPL3-SA3 supports ISA Plug and Play (PnP) that frees the users from configuring the I/O address,
IRQ and DMA channel. Those system resources are set automatically by the system. However even
when used in Non PnP system, the configuration can be changed with software.
2-1. PnP Auto-Configuration mode
OPL3-SA3 has the following I/O port to support the Plug and Play ISA.
Address port:279h
Write Data Port:A79h
Relocatable Read Data Port:203h - 03FFh
The following four Logical Devices are supported by OPL3-SA3.
OPL3-SA3 has the fo llowing Registers defined in the PnP ISA software.
0x00
0x22
0x30
Card Control
LDN=0, SA3 Sound S
0x75
LDN=1, Joy Stick
LDN=2, MODEM
LDN=3, CDROM
stem
Listed below is the register map of card control register and logical device registers. For the detailed
description of each register, please refer to the Plug and Play ISA Specification 1.0a
Card Control Registers
IndexR/WD7D6D5D4D3D2D1D0
00hWSet RD_DATA
01hRSerial Isolation
02hWConfig Control
03hWWake [CSN]
04hRResource Data
05hRStatus
06hR/WCard Select Number
07hR/WLogical Device Number
20hWResource Data Write
21hWIKDRDWE
RDWE : Resource Data Write Enable
Setting “1” to this bit means the host can download the resources data to EEPROM and
internal SRAM via 20h.
IKD : Initiation Key Disable
Setting “1” to this bit means OPL3-SA3 should not detect the initiation key in the Wait for
Key state.
May 21, 1997
-15-
Page 16
YMF715E
Logical Device Number = 0 : SA3 Sound System
30hR/WActivate
60hR/WI/O port base address[15..8], Descriptor 0 (SB base)
61hR/WI/O port base address[7..0], Descriptor 0 (SB base)
62hR/WI/O port base address[15..8], Descriptor 1 (WSS base)
63hR/WI/O port base address[7..0], Descriptor 1 (WSS base)
64hR/WI/O port base address[15..8], Descriptor 2 (AdLib base)
65hR/WI/O port base address[7..0], Descriptor 2 (AdLib base)
66hR/WI/O port base address[15..8], Descriptor 3 (MPU base)
67hR/WI/O port base address[7..0], Descriptor 3 (MPU base)
68hR/WI/O port base address[15..8], Descriptor 4 (CTRL base)
69hR/WI/O port base address[7..0], Descriptor 4 (CTRL base)
70hR/WInterrupt request level select 0 (for IRQ-A)
71hRInterrupt request type select 0 (for IRQ-A)
72hR/WInterrupt request level select 1 (for IRQ-B)
73hRInterrupt request type select 1 (for IRQ-B)
74hR/WDMA channel select 0 (for DMA-A)
75hR/WDMA channel select 1 (for DMA-B)
Logical Device Number = 1 : Joystick
30hR/WActivate
60hR/WI/O port base address[15..8]
61hR/WI/O port base address[7..0]
Logical Device Number = 2 : MODEM (Optional)
30hR/WActivate
60hR/WI/O port base address[15..8]
61hR/WI/O port base address[7..0]
70hR/WInterrupt request level select
71hRInterrupt request type select
-16-
May 21, 1997
Page 17
YMF715E
Logical Device Number = 3 : CD-ROM (Optional)
30hR/WActivate
60hR/WI/O port base address [15..8], Descriptor 0 (/CDCS0)
61hR/WI/O port base address [7..0], Descriptor 0 (/CDCS0)
62hR/WI/O port base address [15..8], Descriptor 1 (/CDCS1)
63hR/WI/O port base address [7..0], Descriptor 1 (/CDCS1)
70hR/WInterrupt request level select
71hRInterrupt request type select
2-3. Recommended Resource Data
The recommended resource data is the followings.
(1) LDN=0:SA3 Sound System
I/O (SB base): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O220h240h220-280h<-
Length161616<-
Alignment--16<-
I/O (WSS base): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O530hE80h530-F48h<-
Length888<-
Alignment--8<-
I/O (AdLib base): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O388h<-388-3F8h<-
Length8<-8<-
Alignment--8<-
I/O (MPU base): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O330h300h300-334h<-
Length222<-
Alignment--2<-
I/O (CTRL base): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O370h100-FFEh<-<-
Length22<-<-
Alignment-2<-<-
-17-
May 21, 1997
Page 18
YMF715E
IRQ-A: high-active, edge-sense
IndexBestAcceptable1Acceptable2Acceptable3
IRQ107,9,10,115,7,9,10,11<-
IRQ-B: high-active, edge-sense
IndexBestAcceptable1Acceptable2Acceptable3
IRQ55,75 ,7,9,10,11<-
DMA-A: 8bit, count by byte, type-A, B, F
IndexBestAcceptable1Acceptable2Acceptable3
DMA00,1,30,1,3<-
DMA-B: 8bit, count by byte, type-A, B, F
IndexBestAcceptable1Acceptable2Acceptable3
DMA10,1,30,1,3<-
(2) LDN=1:Joystick
I/O (Game Port): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O201h202h203h204-20Fh
Length1111
Alignment---1
(3) LDN=2:MODEM
I/O (/MCS): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O2F8h100-FF8h<-<-
Length88<-<-
Alignment-8--
IRQ: high-active, edge-sense
IndexBestAcceptable1Acceptable2Acceptable3
IRQ3<-<-<-
-18-
May 21, 1997
Page 19
YMF715E
(4) LDN=3:CD-ROM
I/O (/CDCS0): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O1E8h100-1F8h<-<-
Length88<-<-
Alignment-8<-<-
I/O (/CDCS1): 16bit address decode
IndexBestAcceptable1Acceptable2Acceptable3
I/O3EEh306-3F6h<-<-
Length11<-<-
Alignment-8<-<-
IRQ: high-active, edge-sense
IndexBestAcceptable1Acceptable2Acceptable3
IRQ113,5,7,9,10,11<-<-
2-4. Manual Configuration Mode
When OPL3-SA3 is in the Wait for Key state, it can be changed to the Manual Configuration mode
by sending the following YAMAHA key to Address_Port. The Manual Configuration mode is used
for downloading the resource data to EEPROM and internal SRAM, setting up the OPL3-SA3
without PnP protocol.
In the Manual Configuration mode, PnP registers can be accessed by the host without PnP protocol.
Right after OPL3-SA3 is switched to the Manual Configuration mode, set “81h” in CSN register
automatically to put OPL3-SA3 in ‘Sleep’ State. And when “81h” is written to Wake [CSN], it
becomes possible to access to Configuration register of each logical device from the host.
To return from the Manual Configuration mode to PnP auto-configuration mode, the Wait for Key
command should be sent.
Note :
The Manual Configuration mode can not be used in the system with more than one OPL3-SA3’s card
installed in the ISA slot.
-19-
May 21, 1997
Page 20
YMF715E
3. Download Resource data
When OPL3-SA3 is in the Configuration state, the host can download the resources data to EEPROM
and internal SRAM via 20h: Resource Data Write. To switch OPL3-SA3 into configuration mode,
there are two methods.
First method is to use the normal PnP protocol. After CSN was assigned for all ISA cards by PnP software, get CSN from CM (configuration manager) and write the CSN to Wake [CSN], then OPL3-SA3
switches into configuration state.
Second method is to use the YAMAHA Key sequence which is described in the Manual Configuration
mode section. After OPL3-SA3 detects YAMAHA key, OPL3-SA3 switches into the Sleep state.
Writing “81h” to Wake [CSN] re gister changes OPL3-SA3 into Co nfiguration state.
After OPL3-SA3 switches into the Configuration state, download the Resource data to EEPROM and
internal SRAM by using following sequence.
1. Write “01h”(RDWE bit = “1”) to 21h: Resource Data Write Enable register to reset
internal address counter and to enable downloading the data.
2. Write Resource data to 20h: Resource Data Write register until downloading data is
completed.
3. Write “00h” to 21h: Resource Data Write Enable register to disable downloading .
4. External EEPROM
The resource data information of OPL3-SA3 used for PnP auto configuration is stored in external
EEPROM. And either 256 x 16-bit EEPROM or 128 x 16-bit EEPROM, such as 93C55, 93C56,
93C65, 93C66 should be used.
5. Hardware Volume Control
5-1. Hardware Volume up/down/mute Control
Two digital input pins; /VOLUP and /VOLDW can control the master volume of OPL3-SA3.
When /VOLUP is low level, register value of master volume is decremented(-1). When the value
reaches to “00h”(max.0dB), the input signal will not be effective.
When /VOLDW is low level, register value of master volume is incremented(+1). When the value
reaches to “0Fh”(min.-30dB), the input signal will not be effective.
When both of the /VOLUP and /VOLDW are low level simultaneously, volume is muted. When either
/VOLUP or /VOLDW is low level, the previous value becomes effective, and volume is no mute.
5-2. Hardware Volume Interrupt
If configured VEN( Hardware Vo lume Enable)= 1, SA3 Control Registe r, index 0Ah, D7 b it, when one
of the hardware volume control pins /VOLUP or /VOLDW is asserted or when both are asserted to
request mute, interrupt will be posted in the interrupt channel specified in SA3 Control Register, index
17h, IRQ-A MV or IRQ-B MV bit.
Note that when the muting is in effect, the subsequent mute requests which does not change any
register contents will generate interrrupts. The ignored UP/DOWN requests (UP requests with 0dB
Volume attn., DOWN requests with -30dB) will not generate interrupts.
This bit is cleared upon host’s reading the Master Volume Lch register, SA3 Control Register, index
07h.
-20-
May 21, 1997
Page 21
YMF715E
g
6. DAC interface
OPL3-SA3 supports two types of DAC interface format. One is the conventional DAC interface format
(very common for the consumer audio product) for OPL4-ML/ML2. Another is the I
Zoomed Video port. These two types of the formats are shown in the following Fig.6-1, 2.
Fig.6-1 Conventional DAC Interface Format for OPL4-ML/ML2
14 13 120123456789101115 14 13 12
Fig.6-2 I2S F ormat for Zoomed Video Port
0123456789101115
Ri
ht ChannelLeft Channel
7. 3D Enhanced Control
OPL3-SA3 integrates the 3D enhanced controller including all the analog components in conventional
systems. Wide, bass, and treble controls are available via SA3 control register, index 14h, 15h, 16h.
One of the four 3D Enhancement modes can be selected according to the frequency response of the
speaker. These are controlled by SA3 control register, index 02h D5, D4 bit (YMODE1-0).
00Desktop modeStandard speaker5 ~ 12cm
01Notebook PC mode (1)Small speaker3cm
10Notebook PC mode (2)Smaller speaker1.5cm
11Hi-Fi modeHi-Fi speaker16 ~ 38cm
Following diagram(Fig.7-1) shows the 3D enhanced controller sub-system.
MIC,LINER,
AUX1R,AUX2R,
{
MIN,SBR,WSS_PBR
Yamaha
Rch
3D Enhanced
}
{
MIC,LINEL,
AUX1L,AUX2L,
MIN,SBL,WSS_PBL
Controller
(analog components)
Fig.7-1 3D Enhanced Control Block Diagram
-21-
Lch
to Hardware
Volume Control
May 21, 1997
Page 22
YMF715E
8. Power Management
Following 4 functionalities are provided for APM(Advanced Power Management) compliance.
(1) Partial Power Down Mode
(2) Power Save Mode
(3) Global Power Down Mode
(4) Suspend/Resume Mode
Plug and Play
Clock
Generator
Recording
WSS-
WSS-Playback
FM(OPL3)
Sound Blaster
Clock-
out
1bit D/A
SCF
1bit A/D
SCF
FM
DAC
SB
DAC
MPU
401
(Wide Stereo)
3D Enahaced Controller
Joy-
Stick
VREF
Mixing Circuit
Global Power Down
:
Power Save 1,2
:
Partial Power Down (digital) : 8 digital blocks can be disabled independently.
:
Partial Power Down (analog) : 5 analog blocks can be disabled independently.
:
Fig.8-1 Power Management
-22-
May 21, 1997
Page 23
YMF715E
8-1. Partial Power Down Mode
Functional blocks comprising OP L3-SA3 which are shown in Fig.8-1, are designed so they can be
disabled independent of each other. SA3 control register, index 12h and 13h, implements these
controls (see section 9-1-5).
,
the OPL3-SA3 dissipates more power with all these blocks “partial power down”ed than that can be
achieved in “power save mode 2”.
In this mode, master volume is not muted, so all analog input sources and enabled digital sources (i.e.
FM, SB, WSS etc.) can be heard.
Note :
AUX2 inputs are exceptions in this regard since setting FM-DAC at index 13h of SA3 Control
Register inhibits the inputs altogether.
8-2. Power Save Mode
SA3 control register, index 01h, PSV and PDX bits, implement these controls.
Clock generator can be controlled under either two options.
(i) Power Save Mode 1 (Clock Generator Control : Disabled (stop)) (PSV=PDX=1)
It is necessary to take some time before clock oscillation to stabilize. Power dissipation of digital
portion becomes about 100uA(typ.), and that of analog portion becomes about 5mA(typ.).
(ii) Power Save Mode 2 (Clock Generator Control : Enabled (crystals keep on oscillating))
(PSV=1, PDX=0)
Leaving power save mode gets the OPL3-SA3 back into function instantly. Power dissipation of
digital portion becomes about 10mA(typ.), and that of analog portion becomes about 5mA(typ.).
In these power save modes, the OUTL/R pins will keep the VREF voltage. During these modes,
master volume is automatically muted, so all audio sources can not heard. After resuming from these
modes, master volume is still muted.
blocks in the above diagram show those that can be disabled/enabled. Note, however,
8-3. Global Power Down Mode
This mode is to minimize power dissipation by stopping all the function of OPL3-SA3. It is
necessary to take some time before clock oscillation to stabilize. To tal dissipation becomes about
10uA(typ.).
VREF voltage slowly decays to ground on transition into this mode, and quickly returns to VREF on
transition from this mode. During this mode, master volume is automatically muted, so all audio
sources can not heard. After resuming from this mode, master volume is still muted.
(PDN=PDX=1)
-23-
May 21, 1997
Page 24
YMF715E
8-4. Suspend/Resume Mode
There is no “read only” or “hidden state” registers in OPL3-SA3. This means you can always read
and save these values before power off and can set those values back in registers after reset or power
on to achieve the suspend/resume capability.
Correspondence to APM
APMOPL3-SA3WIN(Driver)BIOS
ONON
APM EnabledPartial Power Down
APM StandbyPower Save(Down)
APM SuspendOFF
OFFOFF
Note : Analog Power OFF Feature
OPL3-SA3 has the special feature that the Analog power supplies can be removed from OPL3-SA3. This
feature is independent of digital portion.
○○
○×
○○
○○
○○
-24-
May 21, 1997
Page 25
YMF715E
9. Register description
9-1. SA Sound System
9-1-1. OPL3
Listed below are the OPL3-L register for AdLib compatibility.
AdLib base(R)Status Register port
AdLib base(W)Address port for Register Array 0
AdLib base + 1(R/W)Data port
AdLib base + 2(W)Address port for Register Array 1
AdLib base + 3(R/W)Data port
Wavetable upgrade (OPL4-ML/ML2) is available by setting /EXTEN (SEL=3, 4, 7) to “L”. And,
additional I/O ports listed below can also be accessed. In case of SB mode, AdLib base + 2, 3 is write
only registers.
AdLib base + 4(R)Status port for Wavetable Register
AdLib base + 4(W)Address port for Wavetable Register
AdLib base + 5(R/W)Data port Wavetable Register
AdLib base + 6(R/W)Command port for MIDI processor
The bit remarked * indicates that these can be read and written but not effective.
Note :
The wait time of 960ns(min.) is needed before access to OPL3 registers.
9-1-2. Sound Blaster Pro compatibility
The followings are the I/Os for Sound Blaster Pro compatibility.
SB base(R)OPL3 Status port
SB base(W)OPL3 Address port for Register Array 0
SB base + 1h(R/W)OPL3 Data register
SB base + 2h(W)OPL3 Address port for Register Array 1
SB base + 3h(R/W)OPL3 Data port
SB base + 4h(W)SB Mixer Address port
SB base + 5h(R/W)SB Mixer Data port
SB base + 6h(W)DSP Reset port
SB base + 8h(R)OPL3 Status port
SB base + 8h(W)OPL3 Address port for Register Array 0
SB base + 9h(R/W)OPL3 Data port
SB base + Ah(R)DSP Read Data port
SB base + Ch(R)DSP Write-buffer status port
SB base + Ch(W)DSP Write Command/Data port
SB base + Eh(R)DSP Read-buffer status port
-26-
May 21, 1997
Page 27
YMF715E
9-1-2-1. DSP Command
Listed below are the supported commands of DSP defined Sound Blaster Pro compatibility.
CMD Support Function
10ho8bit direct mode digitized sound I/O output
14ho8bit single-cycle DMA mode digitized sound output
16h*18bit to 2bit ADPCM single-cycle DMA mode digitized sound output
17h*18bit to 2bit ADPCM single-cycle DMA mode digitized sound output with ref. byte
1Cho8bit auto-init DMA mode digitized sound output
1Fh*18bit to 2bit ADPCM auto-init DMA mode digitized sound output with ref. byte
20h*18bit direct mode single byte digitized sound input
24h*18bit single-cycle DMA mode digitized sound input
2Ch*18bit auto-init DMA mode digitized sound input
30hoPolling mode MIDI input
31hoInterrupt mode MIDI input
34hoUART polling mode MIDI I/O
35hoUART interrupt mode MIDI I/O
36ho(*2)UART polling mode MIDI I/O with time stamping
37ho(*2)UART interrupt mode MIDI I/O with time stamping
38hoMIDI output
40hoSet digitized sound transfer Time Constant
48hoSet DSP block transfer size
74ho8bit to 4bit ADPCM single-cycle DMA mode digitized sound output
75ho8bit to 4bit ADPCM single-cycle DMA mode digitized sound output with ref. byte
76h*18bit to 3bit ADPCM single-cycle DAM mode digitized sound output
77h*18bit to 3bit ADPCM single-cycle DMA mode digitized sound output with ref. byte
7Dho8bit to 4bit ADPCM auto-init DMA mode digitized sound output with ref. byte
7Fh*18bit to 3bit ADPCM auto-init DMA mode digitized sound output with ref. byte
80hoPause DAC for a duration
90ho8bit high-speed auto-init DMA mode digitized sound output
91ho8bit high-speed single-cycle DMA mode digitized sound output
98h*18bit high-speed auto-init DMA mode digitized sound input
99h*18bit high-speed single-cycle DMA mode digitized sound input
A0h*1Set input mode to mono
A8h*1Set input mode to stereo
D0hoPause 8bit DMA mode digitized sound I/O
D1h*1Turn on speaker
D3h*1Turn off speaker
D4hoContinue 8bit DMA mode digitized sound I/O
D8h*1Get speaker status
*1)These commands are performed in state-machine, but they are not effective.
*2)MIDI data can not be received.
Additional undocumented commands are included.
-27-
May 21, 1997
Page 28
YMF715E
)
9-1-2-2. Sound Blaster Pro compatibility Mixer
The table below is the register map of mixer of Sound Blaster Pro compatibility.
IndexD7D6D5D4D3D2D1D0
00hReset Mixer
04hVoice Vol. Lch-Voice Vol. Rch
0Ah----- MIC Vol.-
Input
0Ch--
0Eh--
22hMaster Vol. Lch-Master Vol. R-
26hMIDI Vol. Lch-MIDI Vol. Rch-
28hCD Vol. Lch-CD Vol. Rch-
2EhLine Vol. Lch-Line Vol. Rch-
Filter
Output
Filter
Low Pass
-
---
Filter
Input Source-
Stereo
SW
-
The bit remarked indicates that these can be read and written but not effective.
The actual value written to the Master Vol., MIDI Vol., CD Vol. and Line Vol. is based on the table
shown below. And when read, actual value cannot be read and written value to each register is read
instead.
The followings are the I/Os for Window Sound System compatibility.
WSS base (R)WSS Co nfiguration Register port
WSS base + 3h(R)WSS Status Register port
WSS base + 4h(R/W)WSS CODEC Index address port
WSS base + 5h(R/W)WSS CODEC Index data port
WSS base + 6h(R/W)WSS CODEC Status port
WSS base + 7h(R/W)WSS CODEC PIO Data port
WSS Configuration Register (RO):
portD7D6D5D4D3D2D1D0
+0h“0”“0”IRQDMA
This register is used to indicate what resources is assigned and it is read only register.
IRQ:
DMA:
Notice)
In the case that CODEC is in Dual DMA mode, only playback DMA channels are valid
and recording DMA channels are ignored.
“0”:No interrupt channel is available
“1”:IRQ7 is available
“2”:IRQ9 is available
“3”:IRQ10 is available
“4”:IRQ11 is available
“5”-”7”: reserved.
“0”:No DMA channel is available
“1”:DMA0
“2”:DMA1
“3”:DMA3
“4”-“7”: reserved
The followings are the I/Os for MPU401 compatibility.
MPU base(R/W)MIDI Data port
MPU base +1(R)Status Register port
MPU base + 1(W)Command Register port
9-1-5. OPL3-SA3 control register
This register is used to control the additional functions (ex. power management, wide stereo).
CTRL base(R/W)Index port
CTRL base +1(R/W)Data port
Power Management (R/W):
IndexD7D6D5D4D3D2D1D0
01h“0”“0”ADOWN“0”“0”PSVPDNPDX
ADOWN (Analog Down)... Analog power supplies can be removed from OPL3-SA3, if
ADOWN=“1”.
Set this bit to “0”, before analog power is supplied again.
PSV (power save)...Setting this bit to “1” makes OPL3-SA3 in power save mode
that is categorized into two types.
Power save mode 1
where PSV=PDX=”1”, clock oscillation is disabled and power
dissipation of digital portion becomes about 100uA(typ.), and that of
analog portion becomes about 5mA(typ.).
Power save mode 2
where PSV=”1” and PDX=0, clock oscillation is active. However
power dissipation of digital portion becomes about 10mA(typ.), and
that of analog portion becomes about 5mA(typ.).
PDN (Power down)...Setting this bit to “1” makes in power down mode.
PDX (Oscillation stop)...Setting this bit to “1” makes the clock oscillation halt.
default : 00h
-32-
May 21, 1997
Page 33
YMF715E
Notice)
1) Set D7, D6, D4 and D3 bits to “0”.
2) In the power save modes 1, 2, the OUTL/R pins will keep the VREF voltage. In the power down
mode, VREF voltage slowly decays to ground on transition into this mo de, and quickly returns to
VREF on transition from this mode. During these modes (power save/down), master volume is
automatically muted, so all audio sources cannot be heard. After resuming these modes, master
volume is still muted.
3) The Joystick portion must be re-initialized by writing any value to the Jo ystick por t after resuming
from the power down/save mode.
System control (R/W):
IndexD7D6D5D4D3D2D1D0
02hSBHE-YMODE1 YMODE0-IDSEL1IDSEL0VZE
SBHE...When AT-bus is used, set to “0” and set to “1” in case of XT-bus.
YMODE1-0...3D Enhancement mode according to the application can be selected
IDSEL1, IDSEL0...These two bits specify the DSP version of Sound B laster compatible
by these two bits as follows.
YMODE1YMODE03D Enhancement mode
00Desktop mode
01Notebook PC mode (1)
10Notebook PC mode (2)
11Hi-Fi mode
portion.
The different return value of DSP command E1h (Get DSP version
number) of Sound Blaster Pro is got by these bits in.
1st byte2nd byte
IDSEL1IDSEL0(major ver)(minor ver)
0003h01h
0102h01h
1001h05h
1100h00h
VZE...I2S audio format can be fed to BCLK_ZV, LRCK_ZV, SIN_ZV pins
of OPL3-SA3 by setting this bit to “1” regardless of the /EXTEN,
when Zoomed Video port is in use.
default : 00h
Notice)
Input signals, BCLK_ZV and LRCK_ZV pins which appear on SEL=4 or 5 mode, should be
oscillated, when VZE=1.
May 21, 1997
-33-
Page 34
YMF715E
Interrupt Channel configuration (R/W):
IndexD7D6D5D4D3D2D1D0
There are four devices (WSS (Windows Sound System CODEC), SB (Sound Blaster
compatible portion), OPL3, MPU (MPU401)) that can be an interrupt source. This
register specifies what interrupt source is routed to two physical interrupt (IRQA and
IRQB) of OPL3-SA3. The device written to ”1” is assigned to the corresponding interrupt.
And by writing all “1” to upper or lower half byte, it is possible to share all interrupt
sources to a single physical interrupt line.
default : 69h
Notice)
Do not assign a device to both IRQA and IRQB.
Interrupt (IRQ-A) status (RO):
IndexD7D6D5D4D3D2D1D0
04h-MVOPL3MPUSBTICIPI
This register is the status register that indicates which is the interrupt source of IRQA.
When an interrupt occurs, the corresponding bit becomes “1” and its flag (except MV bit)
is cleared when the interrupt routine is completed. This register is not cleared by writing
to this register.
MV...Hardware Volume Interrupt Flag : If configured VEN=1(index 0Ah, D7
OPL3...Internal FM-synthesizer Timer Flag : Note that this flag will become
MPU...MPU401 Interrupt Flag
SB...Sound Blaster compatible Playback Interrupt Flag
TI...Timer Flag of CODEC
CI...Recording Flag of CODEC
PI...Playback Flag of CODEC
IRQ-BIRQ-A
OPL3MPUSBWSSOPL3MPUSBWSS
IRQ-A:WSS + OPL3
IRQ-B:SB + MPU401
bit), the interrupt occurs when either /VOLUP or /VOLDW is low level or
when both are low level to request mute. The interrupt will be posted in
the IRQ-A channel, if IRQ-A MV=1 (index 17h, D4 bit).
Note that when the muting is in effect, the subsequent mute requests which
does not change any register contents will generate interrrupts. The
ignored UP/DOWN requests (UP requests with 0dB Volume attn.,
DOWN requests with -30dB) will not generate interrupts.
This bit is cleared upon host's reading the Master Volume Lch register at
index 07h.
undefined for the configurations (SEL=3,4,7) using external synthesizer
(i.e. OPL4-ML/ML2).
-34-
May 21, 1997
Page 35
YMF715E
Interrupt (IRQ-B) status (RO):
IndexD7D6D5D4D3D2D1D0
05h-MVOPL3MPUSBTICIPI
This register is the status register that indicates which is the interrupt source of IRQB.
When an interrupt occurs, the corresponding bit becomes “1” and its flag (except MV bit)
is cleared when the interrupt routine is completed. This register is not cleared by writing
to this register.
MV...Hardware Volume Interrupt Flag : If configured VEN=1(index 0Ah, D7
OPL3...Internal FM-synthesizer Timer Flag : Note that this flag will become
MPU...MPU401 Interrupt Flag
SB...Sound Blaster compatible Playback Interrupt Flag
TI...Timer Flag of CODEC
CI...Recording Flag of CODEC
PI...Playback Flag of CODEC
bit), the interrupt occurs when either /VOLUP or /VOLDW is low level or
when both are low level to request mute. The interrupt will be posted in
the IRQ-B channel, if IRQ-B MV=1 (index 17h, D5 bit).
Note that when the muting is in effect, the subsequent mute requests which
does not change any register contents will generate interrrupts. The
ignored UP/DOWN requests (UP requests with 0dB Volume attn.,
DOWN requests with -30dB) will not generate interrupts.
This bit is cleared upon host's reading the Master Volume Lch register at
index 07h.
undefined for the configurations (SEL=3,4,7) using external synthesizer
(i.e. OPL4-ML/ML2).
DMA configuration (R/W):
IndexD7D6D5D4D3D2D1D0
DMA-BDMA-A
-SBWSS-RWSS-P-SBWSS-RWSS-P
There are three devices (WSS-P (Windows Sound System CODEC playback), WSS-R
(Windows Sound System CODEC recording) , SB(Sound Blaster compatible playback))
that may use a DMA channel. However 2 DMA channels (DMAA and DMAB) are
available at maximum, this register specifies which device is routed to the physical DMA
channels. And the device written to ”1” is assigned to the corresponding DMA channel.
default : 61h
DMA-A: WSS-P
DMA-B: WSS-R + SB
Notice)
Do not assign a devic e to both DMA-A and DMA-B.
-35-
May 21, 1997
Page 36
YMF715E
Master Volume Lch (R/W):
IndexD7D6D5D4D3D2D1D0
07hMVLM---MVL3MVL2MVL1MVL0
This register specifies the master volume of left channel.
MVLM...Setting to “1” to this bit makes Master Volume Left Channel muted.
MVL3-0...These bits determine the attenuation level of Master Volume Left
default : 07h (-14dB)
Notice)
During the power on reset and power down/save mode, master volume is automatically
muted, so all audio sources can not be heard. In resuming from power down/save mode, it is
still muted.
Master Volume Rch (R/W):
IndexD7D6D5D4D3D2D1D0
08hMVRM---MVR3MVR2MVR1MVR0
This register specifies the master volume of right channel.
MVRM...Setting to “1” to this bit makes Master Volume Right Channel muted.
MVR3-0...These bits determine the attenuation level of Master Volume Right
default : 07h (-14dB)
Notice)
During the power on reset and power down/save mode, master volume is automatically
muted, so all audio sources can not be heard. In resuming from power down/save mode, it is
still muted.
Channel by -2dB step. When all bits are set to “0”, volume is maximum
(0dB) and when all bits are set to “1”, volume is minimum (-30dB).
Channel by -2dB step. When all bits are set to “0”, volume is maximum
(0dB) and when all bits are set to “1”, volume is minimum (-30dB).
MIC Volume (R/W):
IndexD7D6D5D4D3D2D1D0
09hMICM--MCV4MCV3MCV2MCV1MCV0
This register specifies the master volume of MIC.
MICM...Setting to “1” to this bit makes Mic Volume muted.
MCV4-0...These bits determine the gain level of Mic volume by -1.5dB step. When
all bits are set to “0”, volume is maximum(+12dB) and when all bits are
set to “1”, volume is minimum (-34.5dB).
default : 88h
-36-
May 21, 1997
Page 37
YMF715E
Miscellaneous:
IndexD7D6D5D4D3D2D1D0
0AhVEN--MCSWMODEVER2VER1VER0
VEN...This bit enables the hardware volume control. Default is VEN=“1”.
MCSW...This bit determines whether Rch of Mic input or loopback of monaural
MODE...This bit indicates the SB or WSS mode. If MODE=0, it is the SB mode.
VER2-0...These bits indicate the version of OPL3-SA3 and read only (VER2=“1”,
default : 84h
WSS DMA Base counter (R/W):
IndexD7D6D5D4D3D2D1D0
0BhPlayback Base Counter (Low)
0ChPlayback Base Counter (High)
0DhRecording Base Counter (Low)
0EhRecording Base Counter (High)
output is connected to A/D. This will be useful to support the echo
cancellation. When “0” is set to this bit, Rch of Mic input is selected.
This bit is read only.
VER1=“0”, VER0=“0”).
These registers are to load the value to WSS DMA base counter and read out the present
value. Initial value is FFh.
In case of loading the value, both high and low bytes are loaded to internal DMA counter
when the high byte is written. The value set to this register is “(the number of transfer
byte) -1” that is same as WSS CODEC indirect register 0Eh, 0Fh, 1Eh and 1Fh.
When read these registers, the present value of DMA base counter is read out.
These registers are used mainly to support the suspend/resume feature that is very
important for Notebook PC application.
WSS Interrupt Scan out/in (R/W):
IndexD7D6D5D4D3D2D1D0
0Fh-----STISCISPI
Use the bits in this register to set WSS interrupt-flags(WSS CODEC indirect Register, index
18h, D6-D4 bits).
STI...“1” in this bit means TI=“1” and corresponding IRQ active.
SCI...“1” in this bit means CI=“1” and corresponding IRQ active.
SPI...“1” in this bit means PI=“1” and corresponding IRQ active.
default : 00h
Notice)
To make IRQ active, it is necessary to set “1” to WSS CODEC indirect register index 0Ah
IEN bit.
-37-
May 21, 1997
Page 38
YMF715E
Sound Blaster compatibility Internal State Scan out/in (R/W):
IndexD7D6D5D4D3D2D1D0
10hSBPDA---SSSMSESBPDR
SBPDA...So und Bla ster P ower D own Acknowledgment: “1” in SBP DA a cknowledge s
SS...Scan Select : Set “1” in this bit when reading or writing internal state.
SM...Scan Mode : Setting “1” in this bit means the internal state’s are read(out).
SE...Scan Enable : “1” to “0” transition in this bit clocks the shifting internal state
SBPDR...Sound Blaster Power Down Request : “1” in this bit inhibits further DMA
default : 00h
Sound Blaster compatibility Internal State Scan Data (R/W):
IndexD7D6D5D4D3D2D1D0
11hSCAN DATA
SCAN DATA... Data port for internal state scan data in/out.
default : 00h
Notice)
The Sound Blaster compatibility internal state scan out/in sequence are shown in the
following Fig.9-1.
that OPL3-SA3 is ready for scanning internal state data in/out or for power
down operation. This flag is read-only.
Set “0” for normal operation.
Set “0” for write(in).
scan data out 1-bit at a time.
requests and have the internal state begin shutdown procedure. “1” in
SBPDA signals the shutdown procedure completion.
-38-
May 21, 1997
Page 39
YMF715E
i) Scan Out
SBPDA=0
SBPDR=1
SBPDA=1
SE=1→0
SM=1
SS=1
: not ready for scanning
internal state data
: inhibit further DMA,
internal state shutdown
: ready for scanning
internal state data
: internal state read out
: reading internal state
: shifting internal state
scan data out 1-bit at a time
8 times
ii) Scan In
SBPDA=0
SBPDR=1
SBPDA=1
SM=0
Scan Data (Write)
SE=1→0
SS=1
: not ready for scanning
internal state data
: inhibit further DMA,
internal state shutdown
: ready for scanning
internal state data
: internal state write in
: writing internal state
: internal state
scan data in
: shifting internal state
scan data in 1-bit at a time
Scan Data (Read)
Suspend Prepareration
Fig. 9-1 Sound Blaster compatibility Internal State Scan out/in Sequence
N times
: internal state
scan data out
SM=0
SS=0
SBPDR=0
Resume Completion
N=29 byte (Total Scan Data=228 bit (28 byte×8+4bit))
8 times
N times
-39-
May 21, 1997
Page 40
YMF715E
Digital Block Partial Power Down (R/W):
IndexD7D6D5D4D3D2D1D0
12hJOYMPUMCLKOFMWSS_RWSS_PSBPnP
This register specifies the partial power management of the digital portion. This function is
to spare power dissipation in unneeded blocks.
JOY...Setting this bit to “1” makes the Joystick portion in power down mode. Note
MPU...Setting this bit to “1” makes the MPU401 portion in power down mode.
MCLKOwhen set to “1”, Master Clock(33.8688MHz) is disable, which appears on
FM...Setting this bit to “1” makes the internal FM(OPL3) portion in power down
WSS_R...Setting this bit to “1” makes the WSS recording portion in power down
WSS_P...Setting this bit to “1” makes the WSS playback portion and the digital
SB...Setting this bit to “1” makes the Sound Blaster compatible portion in power
PnP...Setting this bit to “1” makes the PnP portion in power down mode.
default : 00h
that the Joystick portion must be re-initialized by writing any value to the
Joystick port after resuming from the Joystick portion power down mode.
the pin MP9(SEL=1,3,4,7).
when set to “0”, normal operation is active.
mode.
mode.
loopback portion in power down mode.
down mode.
Analog Block Partial Power Down (R/W):
IndexD7D6D5D4D3D2D1D0
13h---FMDACA/DD/ASBDACWIDE
This register specifies the partial power management of the analog portion. The respective
outputs of the blocks which are to be disabled should be muted beforehand.
FMDAC...Setting this bit to “1” makes the FMDAC portion for the internal FM(OPL3)
or external synthesizer(OPL4-ML/ML2) or ZV port etc. in power down
mode. AUX2 should be muted via register before setting the FMDAC
portion to power down.
A/D...Setting this bit to “1” makes the A/D portion for the WSS recording in
power down mode.
D/A...Setting this bit to “1” makes the D/A portion for the W SS playback in p ower
down mode. WSS CODEC indirect register, index 06h and 07h, LOM and
ROM bits must be “1”, before doing this.
SBDAC...Setting this bit to “1” makes the SBDAC portion in p ower down mode. SB
master volume should be muted via register before setting the SBDAC
portion to power down.
WIDE...Setting this bit to “1” makes the Wide Stereo(3D Enhanced Control) portion
in power down mode. The 3D Enhanced parameter registers at index 14, 15,
and 16h must be 00h, when doing this.
default : 00h
-40-
May 21, 1997
Page 41
YMF715E
Notice)
In the partial power down mode, master volume is not muted, so all analog input sources and
enabled digital sources (i.e. FM, SB, WSS etc.) can be heard. Note that AUX2 inputs are
exceptions in this regard since setting FMDAC bit inhibits the inputs altogether.
3D Enhanced control(WIDE) (R/W):
IndexD7D6D5D4D3D2D1D0
14h-WIDER2 WIDER1 WIDER0-WIDEL2 WIDEL1 WIDEL0
This register specifies the wide level of the 3D enhanced control.
WIDER2-0...These bits determine the wide level of 3D enhanced control on Right
WIDEL2-0...These bits determine the wide level of 3D enhanced control on Left
default:00h
3D Enhanced control(BASS) (R/W):
IndexD7D6D5D4D3D2D1D0
15h-BASSR2 BASSR1 BASSR0-BASSL2 BASSL1 BASSL0
This register specifies the bass level of the 3D enhanced control.
BASSR2-0...These bits determine the bass level of 3D enhanced control on Right
BASSL2-0...These bits determine the bass level of 3D enhanced control on Left
default : 00h
Channel by 8 step (if WIDER2-0=0, 0%, and WIDER2-0=7, 100%).
Channel by 8 step (if WIDEL2-0=0, 0%, and WIDEL2-0=7, 100%).
Channel by 1.5dB step(Max. 10.5dB).
Channel by 1.5dB step(Max. 10.5dB).
3D Enhanced control(TREBLE) (R/W):
IndexD7D6D5D4D3D2D1D0
16h-TRER2TRER1TRER0-TREL2TREL1TREL0
This register specifies the treble level of the 3D enhanced control.
TRER2-0...These bits determine the treble level of 3D enhanced control on Right
Channel by 1.5dB step(Max. 10.5dB).
TREL2-0...These bits determine the treble level of 3D enhanced control on Left
Channel by 1.5dB step(Max. 10.5dB).
default : 00h
Notice)
The 3D Enhanced control parameter registers at index 14h, 15h and 16h must be 00h, when
doing the Wide Stereo portion in power down mode (setting SA3 control register, index 13h,
WIDE bit to “1”).
The Hardware Volume can source interrupt. This register indicates which interrupt
channel will be used. If IRQ-A MV=“1”, assigned to IRQ-A.
default : 00h
Notice)
Writing to the other bit positions is invalid, though the bits remarked * (D2-D0) will
retain written values. D3, D6 and D7 will always returns “0” when read.
Multi-purpose Select Pin Status (RO):
IndexD7D6D5D4D3D2D1D0
18h”1”SEL2SEL1SEL0---“0”
This is a status register that indicates the state of multi-purpose pin.
SEL2-0...The state of SEL2-0 pins is reflected to these bits. The multi-purpose
default : (1xxx0000)
IRQ-B MV IRQ-A MV
function of YMF715E (OPL3-SA3) can be confirmed by reading the bits.
These bits are read only.
High Level Output Voltage 2
Low Level Output Voltage 2
V
V
Output Leakage CurrentO
Output CapacitanceC
OH2
OL2
L
O
IOH=2mA0.8DV
DD
IOL=2mA0.4V
Hi_Z:VIN=DVSS, DV
-1010
DD
10pF
μ
V
A
Note : DVSS=AVSS=0[V], TOP=0~70℃, AVDD=5.0[V]
The specifications marked “*” are different from the value at DV
= 5.0±0.25[V].
DD
-45-
May 21, 1997
Page 46
YMF715E
AC Characteristics
CPU Interface & DMA BUS Cycle :Fig.1,2,3,4,5,6,7,8
ItemSymbolMin.Typ.Max.Unit
/DACK inactive to /IOW, /IOR falling edget
/DACK active from /IOW, /IOR rising edget
Address set up to /IOW, /IOR activet
Address hold to /IOW, /IOR inactivet
/IOW Write Pulse Widtht
Write Data set up to /IOW activet
Write Data hold to /IOW inactivet
/IOR Read Pulse Widtht
Read Data access timet
Read Data hold from /IOR inactivet
DRQ hold from /IOW, /IOR falling edget
/DACK set up to /IOW, /IOR falling edget
/DACK hold to /IOW, /IOR rising edget
Time between rising edge of /IOW, /IOR to next
falling edge of /IOW, /IOR
Valid Address from /SYNCS or /MCS or /CDCS1-0t
/SYNCS or /MCS or /CDCS1-0 hold to Valid Address
RESET Pulse Wid tht
Note : DV
=AVSS=0[V], TOP=0~70℃, DVDD=5.0±0.25[V] or 3.3±0.30[V], AVDD=5.0[V]
SS
*... The value into the brackets is specified at DV
AKS
AKH
AS
AH
WW
WDS
WDH
RW
ACC
RDH
DGH
SF
HR
t
NX
EX1
t
EX2
RST
=3.3±0.30[V].
DD
50ns
10ns
40ns
10ns
90ns
20ns
10ns
90ns
80ns
0ns
020ns
25ns
25ns
100ns
70(90) * ns
70(90) * ns
90
μ
s
Serial Audio (Zoomed Video) Interface Input :Fig.9
ItemSymbolConditionMin.Typ.Max.Unit
BCLK Cyclef
BCLK DutyD
LRCK Hold Timet
SIN Set up Timet
SIN Hold Timet
CLKO Frequencyf
CLKO DutyD
Note : DV
=AVSS=0[V], TOP=0~70℃, DVDD=5.0±0.25[V] or 3.3±0.30[V], AVDD=5.0[V]
SS
Duty Search Point is 1/2 DV
BCK
BCLK
LRH
DS
DH
CLKO33
CLKO33
DD
BCLK↑/LRCK
BCLK↑/SIN
BCLK↑/SIN
f33=50%405060%
.
32fs48fs64fskHz
405060%
-120120ns
20ns
20ns
33.8688MHz
-46-
May 21, 1997
Page 47
YMF715E
Miscellaneous
ItemSymbolConditionMin.Typ.Max.Unit
Master Clock Freq uencyf
(X’tal 33) DutyD
Master Clock Freq uencyf
(X’tal 24) DutyD
Power Consumption 1P
(Normal)
Power Consumption 2
(Power Save 1)
Power Consumption 3
(Power Save 2)
Power Consumption 4
(Partial Power Down)
Power Consumption 5
(Power Down)
Note : DV
=AVSS=0[V], TOP=0~70
SS
Duty Search Point is 1/2 DV
*... DV
= 5.0±0.25[V] or 3.3V±0.30[V], AVDD = 5.0±0.25[V]
DD
Power Save1 : SA3 Control Register, index 01h, PSV=PDX=1
Power Save2 : SA3 Control Register, index 01h, PSV=1, PDX=0
Partial power down : SA3 Control Register, index 12h=FFh, index 13h=1Fh
Power Down : SA3 Control Register, index 01h, PDN=PDX=1
External Interface (External Synthesizer, CD ROM, Modem)
(A15-12)
A11-0
/SYNCS
or
/CDCS1,0
or
/MCS
Reset Pulse Width
RESET
t
EX1
Valid
Fig.7
Fig.8
t
RST
t
EX2
Serial Audio Interface
BCLK
SIN
LRCK
1/f
BCK
t
t
DH
LRH
t
DS
Fig.9
-51-
May 21, 1997
Page 52
YMF715E
Analog Characteristics
Analog Input Characteristics
ItemConditionMin.Typ.Max.Unit
Full Scale V_Input
LINE/AUX1,2/MIN/MIC
・
MIC
・
ADC Resolution16bit
Recording Path (ADC)
Signal to Noise ratio
LINE/AUX1,2/MIN/MIC
・
MIC
・
Distortion0.05%
Interchannel Isolation70dB
L/R Channel Separation70dB
Gain Mismatchfrom Spec.
0 ~ -20dB
・
-21dB or less
・
Frequency Response20 to 15kHz-3.00.5dB
Input Resistance20100k
Input Capacitance15pF
Note : DV
=AVSS=0[V], TOP=25℃, DVDD=AVDD=5.0[V], fs=44.1kHz
SS
2.52.83.1Vpp
+20dB0.250.280.31Vpp
7882dB
+20dB7580dB
-0.50.5dB
-1.01.0dB
Ω
Analog Output Characteristics
ItemConditionMin.Typ.Max.Unit
Full Scale Line Output
OLB=1
・
OLB=0
・
DAC Resolution (WSS_DAC)16bit
Frequency Response (WSS_DAC)20 to 17.64 kHz-1.00.5dB
Mix_path Total
Signal to Noise ratio
from Input (LINE, AUX1)
・
from Input (AUX2, MIC)
・
from Input (MIC)
・
from WSS_DAC
・
Distortion
from Input
・
from Input (MIC)
・
from WSS_DAC
・
Interchannel Isolation70dB
L/R Channel Separation70dB
Gain Mismatchfrom Spec.
0 ~ -20dB
・
-21dB or less
・
Mute Attenuation-80dB
VREFO Voltage output2.32.52.7V
Note : DV
=AVSS=0[V], TOP=25℃, DVDD=AVDD=5.0[V], fs=44.1kHz
SS
+20dB7580dB
+20dB0.010.05%
2.42.83.1Vpp
1.72.02.2Vpp
8590dB
8287dB
7882dB
0.0030.02%
0.05%
-0.50.5dB
-1.01.0dB
-52-
May 21, 1997
Page 53
YMF715E
External Dimensions
■■■■
Note : The LSIs for surface mount need especial consideration on storage and soldering conditions.
For detailed information, please contact your nearest agent of yamaha.
May 21, 1997
-53-
Page 54
YMF715E
IMPORTANT NOTICE
1. Yamaha reserves the right to mak e changes to its Products and to this document without
notice. The information contained in this document has been c arefully c heck ed and is believ ed
to be reliable. However, Yamaha assumes no res ponsibilities for inaccuracies and makes no
commitment to update or to keep current the information contained in this document.
2. These Yamaha Products are designed only for commercial and normal industrial
applications, and are not suitable for other uses, such as medical life support equipment,
nuclear facilities, critical care equipment or any other application the failur e of whic h could lead
to death, personal injury or environmental or property damage. Use of the Products in any such
application is at the customer's sole risk and expense.
3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENT IAL OR SPECIAL
DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE
OR OPERATION OF THE PRODUCTS.
4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE
SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD
PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NONINFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY
EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FRO M
OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S
INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT,
TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE
CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES
NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER
PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES
DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE
PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.
Note) The specifications of this product are subject to improvement change without prior notice.
AGENCY
Address inquires to :
Semi-conductor Sales Department
■
■
■
■
YAMAHA CORPORATION
Head Office
Tokyo Office
Osaka Office
U.S.A. Office
203, MatsunokiJima, Toyooka-mura.
Iwata-gun, Shizuoka -ken, 438-01
Tel. 0539-62-4918 Fax. 0539-62-5054
2-17-11, Takanawa, Minato-ku, Tokyo, 108
Tel. 03-5488-5431 Fax. 03-5488-5088
3-12-9, Minami Senba, Chuo-ku, O saka City,
Osaka, 542 Shinsaibashi Plaza Bldg. 4F
Tel. 06-252-7980 Fax. 06-252-5615
YAMAHA Syst em Technology.
100 Century Center Court, San Jose, CA 95112
Tel. 408-467-2300 Fax. 408-437-8791
-54-
May 21, 1997
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.