Texas Instruments TPS62065EVM, TPS62067EVM User Manual

User's Guide
SLVU364–March 2010
TPS62065/67EVM
This user’s guide describes the characteristics, operation, and use of the TPS62065-67EVM-347 evaluation module (EVM). The TPS62065-67EVM-347 is a fully assembled and tested platform for evaluating the performance of both the TPS62065 and TPS62067 2-A step-down converters. This document includes schematic diagrams, printed circuit board (PCB) layout, bill of materials, and test data. Throughout this document, the abbreviations EVM, TPS62065/67EVM, and the term evaluation module are synonymous with the TPS62065-67EVM-347 unless otherwise noted.
Contents
1 Introduction .................................................................................................................. 2
2 Electrical Performance Specifications .................................................................................... 2
3 TPS62056/67EVM Schematic ............................................................................................. 3
4 Connector and Test Point Descriptions .................................................................................. 4
5 Test Configuration .......................................................................................................... 6
6 TPS62065/67EVM Test Data .............................................................................................. 8
7 TPS62065/67EVM-347 Assembly Drawings and Layout ............................................................ 12
8 Bill of Materials ............................................................................................................. 18
List of Figures
1 TPS62065EVM Schematic ................................................................................................ 3
2 TPS62067EVM Schematic ................................................................................................ 3
3 Hardware Board Connection .............................................................................................. 6
4 TPS62065, TPS62067 Efficiency vs Load Current..................................................................... 8
5 TPS62065 Startup into 2.2-Ω Load....................................................................................... 8
6 TPS62067 Startup into 2.2-Ω Load....................................................................................... 9
7 TPS62067 Shutdown: No Load........................................................................................... 9
8 TPS62065 Output Voltage Ripple (PFM Mode)....................................................................... 10
9 TPS62065 Output Voltage Ripple (PWM Mode) ...................................................................... 10
10 TPS62065 Gain and Phase vs Frequency............................................................................. 11
11 TPS62065 Gain and Phase vs Frequency............................................................................. 11
12 TPS62065/67EVM Component Placement (Top View) .............................................................. 13
13 TPS62065/67EVM Top-Side Copper (Top View) ..................................................................... 14
14 TPS62065/67EVM Internal Layer 2 (X-Ray View, from Top)........................................................ 15
15 TPS62065/67EVM Internal Layer 1 (X-Ray View, from Top)........................................................ 16
16 TPS62065/67EVM Bottom-Side Copper (Bottom View) ............................................................. 17
List of Tables
1 TPS62065/67EVM Performance Characteristics ....................................................................... 2
2 TPS62065/67EVM Bill of Materials ..................................................................................... 18
All trademarks are the property of their respective owners.
SLVU364–March 2010 TPS62065/67EVM
Submit Documentation Feedback
1
Copyright © 2010, Texas Instruments Incorporated
Introduction
1 Introduction
The TPS62065-67EVM-347 is a fully assembled and tested pair of PCBs for evaluating the TPS62065 and TPS62067 2-A step-down converters. The EVM comes configured with both a TPS62065 IC and a TPS62067 IC; there are two PCBs, one for each respective step-down converter IC.
1.1 Features
Input voltage range: 3.0 V to 6.0 V
Adjustable output voltage: 0.8 V to VIN
Up to 2.0-A output current
3-MHz switching frequency
Power Good output (TPS62067EVM only)
Clock dithering
1.2 TPS62065/67 Applications
The TPS62065 and TPS62067 step-down converters are ideal for these applications:
POL
Digital cameras
PDAs, pocket PCs
Portable media players
DSP supply
www.ti.com
2 Electrical Performance Specifications
Table 1 summarizes the TPS62065/67EVM performance specifications.
Table 1. TPS62065/67EVM Performance Characteristics
Parameter Symbol Conditions Min Typ Max Units
Input Characteristics
Input Voltage VIN 3.0 6.0 V Input Undervoltage Lockout
(UVLO)
Output Characteristics
Line Regulation 0 %/V Load Regulation –0.5 %/A Output Current 1 I Forward Current Limit
High-Side and Low Side I MOSFET
Systems Characteristics
Switching Frequency f Peak Efficiency hpkVIN =Nom 95 %
Full Load Efficiency h 1.8 V I
V
Falling 1.73 1.78 1.83 V
IN_UVLO
Rising 1.9 1.95 1.98 V
1 VIN = 3.0 V to 6.0 V 2000 mA
OUT
VIN = 3.0 V to 6.0 V 2300 2750 3300 mA
LIMF
SW
VIN = 5.0 V, VIN = mA
Notes and
2600 3000 3400 kHz
= 2,000 82 %
OUT
2
TPS62065/67EVM SLVU364–March 2010
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com
3 TPS62056/67EVM Schematic
Figure 1 shows the TPS62065EVM schematic. Figure 2 illustrates the TPS62067EVM schematic.
Figure 1. TPS62065EVM Schematic
TPS62056/67EVM Schematic
Figure 2. TPS62067EVM Schematic
NOTE: These diagrams are provided for reference only. See Table 2, the Bill of Materials, for
specific component values.
SLVU364–March 2010 TPS62065/67EVM
Submit Documentation Feedback
3
Copyright © 2010, Texas Instruments Incorporated
Connector and Test Point Descriptions
4 Connector and Test Point Descriptions
4.1 Enable Jumpers/Switches: TPS62065EVM
4.1.1 J10 VIN
This header is the positive connection to the input power supply. The power supply must be connected between J10 and J12 (GND). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V.
4.1.2 J11 S+/S–
J11 S+/S– are the sense connections for the input of the converter. Connect a voltmeter, or the sense connection of a power supply or oscilloscope, to this header.
4.1.3 J12 GND
This header is the return connection to the input power supply. Connect the power supply between J12 and J10 (VIN). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V.
4.1.4 J13 VOUT
This header is the positive output of the step-down converter. The output voltage of the TPS62065 is adjustable with feedback resistors R10 and R11. On the EVM, the output voltage is set to 1.8 V by default.
www.ti.com
NOTE: A feed-forward capacitor is required. Refer to the TPS6206x data sheet (SLVS833) for
detailed information.
4.1.5 J14 S+/S–
J14 S+/S– are the sense connections for the output of the converter. Connect a voltmeter, or the sense connection of an electronic load or oscilloscope, to this header.
4.1.6 J15 GND
J15 is the return connection of the converter. A load can be connected between J15 and J13 (V converter is capable of carrying a load current up to 2000 mA.
4.1.7 JP10 EN
This jumper enables/disables the TPS62065 on the EVM. Shorting jumper JP10 between the center pin and On turns on the unit. Shorting the jumper between center pin and Off turns the unit off. A 1-MΩ pull-up resistor is connected between VIN and EN. Removing jumper JP10 turns on the converter.
4.1.8 JP11 MODE
This jumper enables/disables the power-saving mode under light loads. Shorting jumper JP11 between the center pin and PWM disables the power-saving mode; If the power save mode is disabled, the converter operates in forced PWM mode over the entire load current range. Shorting the jumper between the center pin and PWM/PSM enables the power-saving mode. The device operates in power-saving mode under light load conditions. See the TPS6206x data sheet (SLVS833) for a detailed description of this configuration. A 1-MΩ pulldown resistor is connected between GND and MODE. By removing JP11, the converter operates in power-saving mode under light load conditions.
OUT
). The
4
TPS62065/67EVM SLVU364–March 2010
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com
4.1.9 J16 VOUT (SMA)
This SMA connector is connected to the output voltage of the TPS62065. It can be used to easily analyze the noise spectrum of the output voltage with a spectrum analyzer. By default, J16 is not assembled on the EVM.
4.2 Enable Jumpers/Switches: TPS62067EVM
4.2.1 J20 VIN
This header is the positive connection to the input power supply. The power supply must be connected between J10 and J12 (GND). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V.
4.2.2 J21 S+/S–
J21 S+/S– are the sense connections for the converter input. Connect a voltmeter, or the sense connection of a power supply or an oscilloscope, to this header.
4.2.3 J22 GND
This header is the return connection to the input power supply. Connect the power supply between J22 and J20 (VIN). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V.
Connector and Test Point Descriptions
4.2.4 J23 VOUT
This header is the positive output of the step-down converter. The output voltage of the TPS62067 is adjustable with the feedback resistors R20 and R21. On the EVM, the output voltage is set to 3.3 V by default.
NOTE: There is a feed-forward capacitor required. Refer to the TPS6206x data sheet (SLVS833)
for detailed information.
4.2.5 J24 S+/S–
J24 S+/S– are the sense connections for the converter output. Connect a voltmeter, or the sense connection of an electronic load or an oscilloscope, to this header.
4.2.6 J25 GND
J25 is the return connection of the converter. A load can be connected between J25and J23 (V converter is capable of a load up to 2,000 mA load current.
4.2.7 J26 PG
PG (Power Good) is an open-drain output. A 1-MΩ pull-up resistor is connected between VIN and PG. This circuit is active once the device is enabled. It is driven by an internal comparatir that is connected to the FB voltage. The PG output provides a high-level output once the FB voltage reaches 95% of its nominal value. The PG output provides a low-level output when the FB voltage falls below 90% of its nominal value.
OUT
). The
NOTE: This function is only available on the TPS62067EVM.
SLVU364–March 2010 TPS62065/67EVM
Submit Documentation Feedback
5
Copyright © 2010, Texas Instruments Incorporated
J12
J13
J11
J14
J10
J15
JP10
ONENOFF
VIN
GND
VOUT
GND
S+
+
S+
S-
-
S-
TPS62065/67EVM-347
DC
PowerSupply
Load
Oscilloscope
Test Configuration
4.2.8 JP20 EN
This jumper enables/disables the TPS62067 device on the EVM. Shorting jumper JP20 between the center pin and On turns on the unit. Shorting the jumper between center pin and Off turns the unit off. A 1-MΩ pull-up resistor is connected between VIN and EN. Removing jumper JP20 also turns on the converter.
4.2.9 J27 VOUT (SMA)
This SMA connector is connected to the output voltage of the TPS62067. It can be used to easily analyze the noise spectrum of the output voltage with a spectrum analyzer. By default, J27 is not assembled on the EVM.
5 Test Configuration
5.1 Hardware Setup
Figure 3 illustrates a typical hardware test configuration.
www.ti.com
6
TPS62065/67EVM SLVU364–March 2010
Figure 3. Hardware Board Connection
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Loading...
+ 14 hidden pages