Texas Instruments TPS560200, TPS560200EVM-537 User Manual

User's Guide
SLVU954–September 2013
TPS560200EVM-537 0.5-A, Single Channel Regulator
Evaluation Module
This user's guide contains information for the TPS560200 as well as support documentation for the TPS560200EVM-537 evaluation module. Included are the performance specifications, schematic, and the bill of materials of the TPS560200EVM-537.
Contents
2 Performance Specification Summary ..................................................................................... 2
3.1 Output Voltage Setpoint ........................................................................................... 3
4.1 Input/Output Connections ......................................................................................... 4
4.2 Start-Up Procedure ................................................................................................ 4
4.3 Efficiency ............................................................................................................ 5
4.4 Load Regulation .................................................................................................... 6
4.5 Line Regulation ..................................................................................................... 6
4.6 Load Transient Response ........................................................................................ 7
4.7 Output Voltage Ripple ............................................................................................. 8
4.8 Input Voltage Ripple ............................................................................................... 9
4.9 Start-Up ............................................................................................................ 10
4.10 Shut-Down ......................................................................................................... 11
5 Board Layout ............................................................................................................... 12
5.1 Layout .............................................................................................................. 12
6 Schematic, Bill of Materials, and Reference ........................................................................... 15
6.1 Schematic ......................................................................................................... 15
6.2 Bill of Materials .................................................................................................... 16
6.3 Reference .......................................................................................................... 16
1 TPS560200EVM-537 Efficiency........................................................................................... 5
2 TPS560200EVM-537 Light Load Efficiency ............................................................................. 5
3 TPS560200EVM-537 Load Regulation .................................................................................. 6
4 TPS560200EVM-537 Line Regulation ................................................................................... 6
7 TPS560200EVM-537 Output Voltage Ripple, I 8 TPS560200EVM-537 Output Voltage Ripple, I 9 TPS560200EVM-537 Output Voltage Ripple, I 10 TPS560200EVM-537 Input Voltage Ripple, I 11 TPS560200EVM-537 Start-Up Relative to V
12 TPS560200EVM-537 Start-Up Relative to EN ........................................................................ 10
13 TPS560200EVM-537 Shut-Down Relative to V
14 TPS560200EVM-537 Shut-Down Relative to EN ..................................................................... 11
D-CAP2, SWIFT, Eco-mode are trademarks of Texas Instruments.
SLVU954–September 2013 TPS560200EVM-537 0.5-A, Single Channel Regulator Evaluation Module
Submit Documentation Feedback
List of Figures
= 0.5 A............................................................. 8
OUT
= 30 mA ........................................................... 8
OUT
= 0 A............................................................... 9
OUT
= 0.5 A............................................................... 9
OUT
......................................................................... 10
IN
...................................................................... 11
IN
Copyright © 2013, Texas Instruments Incorporated
1
Introduction
15 Top Assembly.............................................................................................................. 12
16 Top Layer................................................................................................................... 13
17 Bottom Layer............................................................................................................... 14
18 TPS560200EVM-537Schematic Diagram.............................................................................. 15
1 Input Voltage and Output Current Summary ............................................................................ 2
2 TPS560200EVM-537Performance Specifications Summary.......................................................... 2
3 Output Voltages............................................................................................................. 3
4 Connection and Test Points ............................................................................................... 4
5 Bill of Materials............................................................................................................. 16
1 Introduction
The TPS560200 is a single, adaptive on-time, D-CAP2™-mode, synchronous buck converter requiring a very low external component count. The D-CAP2 control circuit is optimized for low-ESR output capacitors such as POSCAP, SP-CAP, or ceramic types and features fast transient response with no external compensation. The switching frequency is internally set at a nominal 600 kHz. The high-side and low-side switching MOSFETs are incorporated inside the TPS560200 package along with the gate-drive circuitry. The low drain-to-source on resistance of the MOSFETs allows the TPS560200 to achieve high efficiencies and helps keep the junction temperature low at high output currents. The TPS560200 dc/dc synchronous converter is designed to provide up to a 0.5-A output from an input voltage source of 4.5 V to 17 V. The output voltage range is from 0.8 V to 5.5 V. Rated input voltage and output current ranges for the evaluation module are given in Table 1.
The TPS560200EVM-537 evaluation module (EVM) is a single, synchronous buck converter providing
1.05 V at 0.5 A from 4.5-V to 17-V input. This user’s guide describes the TPS560200EVM-537 performance.
www.ti.com
List of Tables
Table 1. Input Voltage and Output Current Summary
EVM Input Voltage Range Output Current Range
TPS560200EVM-537 VIN= 4.5 V to 17 V 0 A to 0.5 A
2 Performance Specification Summary
A summary of the TPS560200EVM-537 performance specifications is provided in Table 2. Specifications are given for an input voltage of VIN= 12 V and an output voltage of 1.05 V, unless otherwise noted. The ambient temperature is 25°C for all measurement, unless otherwise noted.
Table 2. TPS560200EVM-537Performance Specifications Summary
Specifications Test Conditions Min Typ Max Unit
Input voltage range (VIN) 4.5 12 17 V Output voltage 1.05 V Operating frequency VIN= 12 V, IO= 0.5 A 600 kHz
CH1 Output current range 0 0.5 A
Over current limit VIN= 12 V, LO= 10 µH 0.55 A Output ripple voltage VIN= 12 V, IO= 0.5 A 10 mV
PP
2
TPS560200EVM-537 0.5-A, Single Channel Regulator Evaluation Module SLVU954–September 2013
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
OUT
R1 0.8 V
V -0.8V
´
www.ti.com
3 Modifications
These evaluation modules are designed to provide access to the features of the TPS560200. Some modifications can be made to this module.
3.1 Output Voltage Setpoint
To change the output voltage of the EVMs, it is necessary to change the value of resistor R1. Changing the value of R1 can change the output voltage above 0.765 V. The value of R1 for a specific output voltage can be calculated using Equation 1.
Table 3 lists the R1 values for some common output voltages. For higher output voltages of 1.8 V or
above, a feedforward capacitor (C3) may be required to improve phase margin. Pads for this component (C3) are provided on the printed-circuit board. Note that the values given in Table 3 are standard values and not the exact value calculated using Table 3.
Modifications
(1)
Table 3. Output Voltages
Output Voltage R1 R2 C3 C4 + C5
(V) (kΩ) (kΩ) (pF) (µF)
1.0 6.19 20.0 10 10 + 10
1.05 6.19 20.0 10 10 + 10
1.2 10.0 20.0 10 10 + 10
1.5 17.4 20.0 10 10 + 10
1.8 24.9 20.0 optional 10 10 + 10
2.5 42.2 20.0 optional 10 10 + 10
3.3 61.9 20.0 optional 10 10 + 10
5.0 105 20.0 optional 10 10 + 10
Min Typ Max
L1
(µH)
SLVU954–September 2013 TPS560200EVM-537 0.5-A, Single Channel Regulator Evaluation Module
Submit Documentation Feedback
3
Copyright © 2013, Texas Instruments Incorporated
Test Setup and Results
4 Test Setup and Results
This section describes how to properly connect, set up, and use the TPS560200EVM-537. The section also includes test results typical for the evaluation modules and efficiency, output load regulation, output line regulation, load transient response, output voltage ripple, input voltage ripple, start-up, and switching frequency.
4.1 Input/Output Connections
The TPS560200EVM-537 is provided with input/output connectors and test points as shown in Table 4. A power supply capable of supplying 2 A must be connected to J1 through a pair of 20-AWG wires. The load must be connected to J2 through a pair of 20-AWG wires. The maximum load current capability is 1 A. Wire lengths must be minimized to reduce losses in the wires. Test point TP1 provides a place to monitor the VINinput voltages with TP2 providing a convenient ground reference. TP7 is used to monitor the output voltage with TP8 as the ground reference.
Reference Designator Function
J1-1 VINpositive sense and monitor point J1-2 VIN(see Table 1 for VINrange) J2-1 Ground return for V J2-2 VINnegative sense and monitor point J3-1 V J3-2 V J4-1 Ground return for V J4-2 V
JP1 EN control. Shunt EN to GND to disable, open EN to enable. TP1 Switch node test point TP2 Test point for loop response measurements
Table 4. Connection and Test Points
positive sense and monitor point
OUT
, 1.05 V at 0.5-A maximum
OUT
negative sense and monitor point
OUT
www.ti.com
IN
OUT
4.2 Start-Up Procedure
1. Ensure that the jumper at JP1 (Enable control) is covered to shunt EN to GND, disabling the output.
2. Apply appropriate VINvoltage to VI (J1-2) and GND (J2-1).
3. Remove the jumper at JP1 (Enable control) to uncover EN and GND, enabling the output.
4
TPS560200EVM-537 0.5-A, Single Channel Regulator Evaluation Module SLVU954–September 2013
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
0
10
20
30
40
50
60
70
80
90
100
0.001 0.01 0.1 1
Efficiency - %
Output Current - A
C002
VIN = 5 V
VIN = 12 V
0
10
20
30
40
50
60
70
80
90
0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 0.50
Efficiency - %
Output Current - A
C001
VIN = 5 V
VIN = 12 V
www.ti.com
4.3 Efficiency
Figure 1 shows the efficiency for the TPS560200EVM-537 at an ambient temperature of 25°C.
Test Setup and Results
Figure 2 shows the efficiency at light loads for the TPS560200EVM-537 at an ambient temperature of
25°C.
SLVU954–September 2013 TPS560200EVM-537 0.5-A, Single Channel Regulator Evaluation Module
Submit Documentation Feedback
Figure 2. TPS560200EVM-537 Light Load Efficiency
Figure 1. TPS560200EVM-537 Efficiency
5
Copyright © 2013, Texas Instruments Incorporated
-0.5
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.4
0.5
4 6 8 10 12 14 16 18
Line Rgulation - %
Input Voltage - V
C004
I
OUT
= 0.25 A
±1.50
±1.00
±0.50
0.00
0.50
1.00
1.50
0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 0.50
Load Regulation - %
Output Current - A
C003
VIN = 5 V
VIN = 12 V
Test Setup and Results
4.4 Load Regulation
The load regulation for the TPS560200EVM-537 is shown in Figure 3.
www.ti.com
4.5 Line Regulation
The line regulation for the TPS560200EVM-537 is shown in Figure 4.
Figure 3. TPS560200EVM-537 Load Regulation
6
TPS560200EVM-537 0.5-A, Single Channel Regulator Evaluation Module SLVU954–September 2013
Figure 4. TPS560200EVM-537 Line Regulation
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Loading...
+ 11 hidden pages