Texas Instruments TPS54327DDA, TPS54327DRCT Schematic [ru]

Vout(50mV/div)

Iout(2 A/div)

100 s/divm

Product
Folder

Sample &
Buy

Technical
Documents

Tools &
Software

Support &
Community

Reference
Design

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

TPS54327 3-A Output Single Synchronous Step-Down Switcher

With Integrated FET

1 Features 3 Description

1

• D-CAP2™ Mode Enables Fast Transient
Response

• Low-Output Ripple and Allows Ceramic Output
Capacitor

• Wide VINInput Voltage Range: 4.5 V to 18 V

• Output Voltage Range: 0.76 V to 7 V

• Highly Efficient Integrated FETs Optimized
for Lower Duty Cycle Applications
– 100 mΩ (High-Side) and 70 mΩ (Low-Side)

• High Efficiency, Less Than 10 μA at shutdown

• High Initial Bandgap Reference Accuracy

• Adjustable Soft Start

• Prebiased Soft Start

• 700-kHz Switching Frequency (fSW)

• Cycle-By-Cycle Overcurrent Limit

The TPS54327 device is an adaptive on-time D­CAP2™ mode synchronous buck converter.
TheTPS54327 enables system designers to complete
the suite of various end equipment’s power bus
regulators with a cost effective, low component count,
low standby current solution. The main control loop
for the TPS54327 uses the D-CAP2 mode control
which provides a fast transient response with no
external compensation components. The TPS54327
also has a proprietary circuit that enables the device
to adopt to both low equivalent series resistance
(ESR) output capacitors, such as POSCAP or SP­CAP, and ultra-low ESR ceramic capacitors. The
device operates from 4.5-V to 18-V VIN input. The
output voltage can be programmed between 0.76 V
and 7 V. The device also features an adjustable soft
start time. The TPS54327 is available in the 8-pin
DDA package and 10-pin DRC, and is designed to
operate from –40°C to 85°C.

TPS54327

2 Applications

Device Information

(1)

• Wide Range of Applications for Low Voltage PART NUMBER PACKAGE BODY SIZE (NOM)
System

– Digital TV Power Supply VSON (10) 3.00 mm × 3.00 mm
– High Definition Blu-ray Disc™ Players
– Networking Home Terminal

TPS54327

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

HSOP (8) 4.89 mm × 3.90 mm

– Digital Set Top Box (STB)

Simplified Schematic TPS54327 Transient Response

1

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.

TPS54327

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

www.ti.com

Table of Contents

1 Features.................................................................. 1

2 Applications ........................................................... 1

3 Description ............................................................. 1

4 Revision History..................................................... 2

5 Pin Configuration and Functions......................... 3

6 Specifications......................................................... 4

6.1 Absolute Maximum Ratings ...................................... 4

6.2 ESD Ratings.............................................................. 4

6.3 Recommended Operating Conditions....................... 4

6.4 Thermal Information.................................................. 5

6.5 Electrical Characteristics........................................... 5

6.6 Typical Characteristics.............................................. 6

7 Detailed Description .............................................. 7

7.1 Overview................................................................... 7

7.2 Functional Block Diagram ......................................... 7

7.3 Feature Description................................................... 7

7.4 Device Functional Modes.......................................... 9

8 Application and Implementation........................ 10

8.1 Application Information............................................ 10

8.2 Typical Application ................................................. 10

9 Power Supply Recommendations...................... 14

10 Layout................................................................... 14

10.1 Layout Guidelines ................................................. 14

10.2 Layout Examples................................................... 15

10.3 Thermal Considerations........................................ 17

11 Device and Documentation Support................. 18

11.1 Documentation Support ........................................ 18

11.2 Community Resources.......................................... 18

11.3 Trademarks........................................................... 18

11.4 Electrostatic Discharge Caution............................ 18

11.5 Glossary................................................................ 18

12 Mechanical, Packaging, and Orderable

Information........................................................... 18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2012) to Revision C Page

• Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device

and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1

• Removed Ordering Information table .................................................................................................................................... 1

Changes from Revision A (October 2011) to Revision B Page

• Removed (SWIFT™) from the data sheet title ....................................................................................................................... 1

• Added "and 10-pin DRC" to the DESCRIPTION.................................................................................................................... 1

• Added the DRC-10 Pin package pin out ................................................................................................................................ 3

• Changed the VBST(vs SW) MAX value From: 6V to 6.5V in the Abs Max Ratings table ..................................................... 4

• Changed the VBST(vs SW) MAX value From: 5.7V to 6V in the ROC table......................................................................... 4

• Changed UVLO MIn Value From: 0.19 V To: 0.17 V............................................................................................................. 5

• Added Added a conditions statement "VIN = 12 V, TA = 25°C" to the TYPICAL CHARACTERISTICS............................... 6

• Changed Figure 10 title From: 1.05-V, 50-mA to 2-A LOAD TRANSIENT RESPONSE To: 1.05-V, 0-A to 3-A LOAD

TRANSIENT RESPONSE .................................................................................................................................................... 12

• Changed Figure 12 Figure Title From: (IO= 2 A) To: (IO= 3 A)........................................................................................... 12

• Changed Figure 13 Figure Title From: (IO= 2 A) To: (IO= 3 A)........................................................................................... 12

• Added Figure 17 ................................................................................................................................................................... 16

Changes from Original (November 2010) to Revision A Page

• Changed Pin 6 (SW) Description In the Pin Functions table ................................................................................................ 3

• Changed the V

Min value From: 2 V To: 1.6 V in the Logic Threshold section................................................................ 5

ENH

• Changed Figure 4................................................................................................................................................................... 6

• Changed Equation 1............................................................................................................................................................... 8

2 Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Product Folder Links: TPS54327

1

2

3

4

5

6

7

8

SW

GND

VBST

VIN

EN

VFB

VREG5

SS

TPS54327

(DDA)

PowerPAD

EN

VFB

VREG5

SS

GND

VIN

VIN

VBST

SW

SW

Exposed

Thermal

Die PAD

on

Underside

PGND

1

2

3

4

5

10

9

8

7

6

www.ti.com

5 Pin Configuration and Functions

TPS54327

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

DDA Package

8-Pin HSOP

Top View

DRC Package

10-Pin VSON

Top View

Pin Functions

PIN

NAME HSOP VSON

EN 1 1 I Enable input control. Active high.
VFB 2 2 I Converter feedback input. Connect to output voltage with feedback resistor divider.

VREG5 3 3 O
SS 4 4 O Soft-start control. An external capacitor should be connected to GND.
GND 5 5 G
SW 6 6, 7 O Switch node connection between high-side NFET and low-side NFET.

VBST 7 8 I between VBST and SW pins. An internal diode is connected between VREG5 and

VIN 8 9, 10 P Input voltage supply pin.
PowerPAD Back side — G
Exposed

thermal — Back side G
pad

TYPE DESCRIPTION

5.5 V power supply output. A capacitor (typical 1 µF) should be connected to GND.
VREG5 is not active when EN is low.

Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB
returns to GND at a single point.

Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor
VBST.

PowerPAD of the package. Must be soldered to achieve appropriate dissipation. Must
be connected to GND.

Thermal pad of the package. PGND power ground return of internal low-side FET.
Must be soldered to achieve appropriate dissipation.

Copyright © 2010–2015, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Links: TPS54327

TPS54327

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

VIN, EN –0.3 20 V
VBST –0.3 26 V
VBST (10 ns transient) –0.3 28 V

Input voltage VBST (vs SW) –0.3 6.5 V

VFB, SS –0.3 6.5 V
SW –2 20 V
SW (10 ns transient) –3 22 V

Output voltage

Voltage from GND to thermal pad, V
Operating junction temperature, T
Storage temperature, T

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

VREG5 –0.3 6.5 V
GND –0.3 0.3 V

diff

J

stg

(1)

MIN MAX UNIT

–0.2 0.2 V

–40 150 °C
–55 150 °C

6.2 ESD Ratings

V

(ESD)

Electrostatic discharge V

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001
Charged-device model (CDM), per JEDEC specification JESD22-C101

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(1)

(2)

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

MIN MAX UNIT

V

V

V
I

O

T
T

Supply input voltage 4.5 18 V

IN

VBST –0.1 24
VBST (10 ns transient) –0.1 27
VBST(vs SW) –0.1 6
SS –0.1 5.7

Input voltage EN –0.1 18 V

I

VFB –0.1 5.5
SW –1.8 18
SW (10 ns transient) –3 21
GND –0.1 0.1

Output voltage VREG5 –0.1 5.7 V

O

Output Current I
Operating free-air temperature –40 85 °C

A

Operating junction temperature –40 150 °C

J

VREG5

0 10 mA

VALUE UNIT

±2000

±500

4 Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Product Folder Links: TPS54327

TPS54327

www.ti.com

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

6.4 Thermal Information

TPS54327

THERMAL METRIC

(1)

DDA (HSOP) DRC (VSON) UNIT

8 PINS 10 PINS

R

θJA

R

θJC(top)

R

θJB

ψ

JT

ψ

JB

R

θJC(bot)

Junction-to-ambient thermal resistance 42.1 43.9 °C/W
Junction-to-case (top) thermal resistance 50.9 55.4 °C/W
Junction-to-board thermal resistance 31.8 18.9 °C/W
Junction-to-top characterization parameter 5 0.7 °C/W
Junction-to-board characterization parameter 13.5 19.1 °C/W
Junction-to-case (bottom) thermal resistance 7.1 5.3 °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range VIN= 12 V (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

SUPPLY CURRENT

I

VIN

I

VINSDN

Operating - non-switching supply current 800 1200 μA
Shutdown supply current VINcurrent, TA= 25°C, EN = 0 V 1.8 10 μA

LOGIC THRESHOLD

V

ENH

V

ENL

EN high-level input voltage EN 1.6 V
EN low-level input voltage EN 0.45 V

VFBVOLTAGE AND DISCHARGE RESISTANCE

V

FBTH

I

VFB

V

REG5

V

VREG5

V

LN5

V

LD5

I

VREG5

VFBthreshold voltage TA= 25°C, VO= 1.05 V, continuous mode 749 765 781 mV
VFBinput current VFB= 0.8 V, TA= 25°C 0 ±0.1 μA

OUTPUT

V

output voltage 5.2 5.5 5.7 V

REG5

Line regulation 6 V < VIN< 18 V, I
Load regulation 0 mA < I
Output current VIN= 6 V, V

MOSFET

R

DS(on)h

R

DS(on)l

High-side switch resistance 25°C, V
Low-side switch resistance 25°C 70 mΩ

CURRENT LIMIT

I

ocl

Current limit L out = 1.5 μH

THERMAL SHUTDOWN

T

SDN

Thermal shutdown threshold °C

ON-TIME TIMER CONTROL

t

ON

t

OFF(MIN)

ON-time VIN= 12 V, VO= 1.05 V 150 ns
Minimum OFF-time TA= 25°C, VFB= 0.7 V 260 310 ns

SOFT START

I
I

SSC
SSD

SS charge current VSS= 0 V 1.4 2 2.6 μA
SS discharge current VSS= 0.5 V 0.05 0.1 mA

UVLO

UVLO UVLO threshold V

(1) Not production tested.

VINcurrent, TA= 25°C, EN = 5 V,
VFB= 0.8 V

TA= 25°C, 6 V < VIN< 18 V,
0 < I

Shutdown temperature
Hysteresis

Wakeup V
Hysteresis V

< 5 mA

VREG5

= 5 mA 25 mV

VREG5

< 5 mA 100 mV

VREG5

= 4 V, TA= 25°C 60 mA

REG5

- SW = 5.5 V 100 mΩ

BST

(1)

, TA= -20ºC to 85ºC 3.5 4.2 5.7 A

(1)

(1)

voltage 3.45 3.75 4.05

REG5

voltage 0.17 0.32 0.45

REG5

165

30

Copyright © 2010–2015, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: TPS54327

400

450

500

550

600

650

700

750

800

850

900

0 5 10 15 20

V -InputVoltage-V

IN

f -SwitchingFrequency-kHz

s

V =1.8V

O

V =1.05V

O

I =1 A

O

V =3.3V

O

400

450

500

550

600

650

700

750

800

850

900

0 0.5 1 1.5 2 2.5 3

I -OutputCurrent- A

O

f -SwitchingFrequency-kHz

s

V =3.3V

O

V =1.8V

O

V =1.05V

O

0

10

20

30

40

50

60

70

80

90

100

0 2 4 6 8 10 12 14 16 18 20

EN-InputVoltage-V

V =18V

IN

EN-InputCurrent- Am

40

50

60

70

80

90

100

0.0 0.5 1.0 1.5 2.0 2.5 3.0

V = 1.8 V

OUT

V = 2.5 V

OUT

V = 3.3 V

OUT

I - Output Current - A

OUT

Efficiency - %

0

200

400

600

800

1000

1200

-50

0

50 100 150

T - Junction Temperature - °C

j

I - Supply Current - µA

VIN

0

2.0

4.0

6.0

8.0

10.0

-50

0

50 100 150

T - Junction Temperature - °C

j

I - Supply Current - µA

VINSDN

TPS54327

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

6.6 Typical Characteristics

VIN = 12 V, TA= 25°C (unless otherwise noted)

Figure 1. VIN Current vs Junction Temperature Figure 2. VIN Shutdown Current vs Junction Temperature

www.ti.com

Figure 3. EN Current vs EN Voltage

Figure 5. Switching Frequency vs Input Voltage

6 Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Figure 4. Efficiency vs Output Current

Figure 6. Switching Frequency vs Output Current

Product Folder Links: TPS54327

SW

VBST

EN

VFB

GND

VO

4

5

6

2

1

7

VIN

SS

VIN

VREG5

EN

Logic

SW

PGND

Protection

Logic

Ref

SS

UVLO

UVLO

Softstart

SS

REF

TSD

Ref

VREG5

8

VIN

Ceramic

Capacitor

3

SGND

SGND

PGND

PWM

+

-

+

OCP

+

-

VREG5

XCON

VREG5

Control Logic

1 shot

ON

TPS54327

www.ti.com

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

7 Detailed Description

7.1 Overview

The TPS54327 device is a 3-A synchronous step-down (buck) converter with two integrated N-channel
MOSFETs. It operates using D-CAP2 mode control. The fast transient response of D-CAP2 control reduces the
output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use
of low ESR output capacitors including ceramic and special polymer types.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 PWM Operation

The main control loop of the TPS54327 is an adaptive ON-time pulse width modulation (PWM) controller that
supports a proprietary D-CAP2 mode control. D-CAP2 mode control combines constant on-time control with an
internal compensation circuit for pseudo-fixed frequency and low external component count configuration with
both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

Copyright © 2010–2015, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Links: TPS54327

C6(nF) x V x 1.1

C6(nF) x 0.765 x 1.1

REF

t (ms) = =

SS

I ( A ) 2

SS

m

TPS54327

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

www.ti.com

Feature Description (continued)

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one
shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to
maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The
one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the
reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need
for ESR induced output ripple from D-CAP2 mode control.

7.3.2 PWM Frequency and Adaptive ON-Time Control

TPS54327 uses an adaptive on-time control scheme and does not have a dedicated on-board oscillator. The
TPS54327 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to
set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the
output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

7.3.3 Soft-Start and Prebiased Soft-Start

The soft start function is adjustable. When the EN pin becomes high, 2-μA current begins charging the capacitor
which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up.
The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is
2 μA.

(1)

The TPS54327 contains a unique circuit to prevent current from being pulled from the output during start-up if the
output is prebiased. When the soft-start commands a voltage higher than the prebias level (internal soft start
becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting
the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by­cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This
scheme prevents the initial sinking of the prebias output, and ensure that the out voltage (VO) starts and ramps
up smoothly into regulation and the control loop is given time to transition from prebiased start-up to normal
mode operation.

7.3.4 Current Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The
switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This
voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature
compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin,
Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current
decreases linearly. The average value of the switch current is the load current I

. The TPS54327 constantly

OUT

monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.
If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented
per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the
voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching
cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in
the same manner. If the overcurrent condition exists for 7 consecutive switching cycles, the internal OCL
threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the
switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the
higher value.

There are some important considerations for this type of overcurrent protection. The load current one half of the
peak-to-peak inductor current higher than the overcurrent threshold. Also when the current is being limited, the
output voltage tends to fall as the demanded load current may be higher than the current available from the
converter. This may cause the output voltage to fall. When the overcurrent condition is removed, the output
voltage will return to the regulated value. This protection is nonlatching.

8 Submit Documentation Feedback Copyright © 2010–2015, Texas Instruments Incorporated

Product Folder Links: TPS54327

TPS54327

www.ti.com

SLVSAG1C –DECEMBER 2010–REVISED DECEMBER 2015

Feature Description (continued)

7.3.5 UVLO Protection

Undervoltage lock out protection (UVLO) monitors the voltage of the V

pin. When the V

REG5

voltage is lower

REG5

than UVLO threshold voltage, the TPS54327 is shut off. This is protection is non-latching.

7.3.6 Thermal Shutdown

TPS54327 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C),
the device is shut off. This is non-latch protection.

7.4 Device Functional Modes

7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the
TPS54327 device operates in normal switching mode. Normal continuous conduction mode(CCM) occurs when
the minimum switch current is above 0 A. In CM, the TPS54327 device operates at a quasi-fixed frequency of
650 kHz.

7.4.2 Forced CCM Operation

When the TPS54327 device is in normal CCM operating mode and switch current falls below 0 A, the device
begins operating in forced CCM.

Copyright © 2010–2015, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Links: TPS54327