How it Works
Texas Instruments
Loading...
TPS212xEVM Series
User Manual
21 pgs384.33 Kb0
Table of contents
Loading...

Texas Instruments TPS2121EVM, TPS212xEVM Series, TPS2120EVM User Manual

User's Guide
SLVUBD2A–September 2018–Revised January 2019

TPS212x Evaluation Module

Contents
1 Introduction ................................................................................................................... 2
2 General Configurations ..................................................................................................... 3
3 Test Setup and Results ..................................................................................................... 6
4 Board Layout ................................................................................................................. 7
5 Schematic..................................................................................................................... 9
6 Bill of Materials ............................................................................................................. 11
List of Figures
1 TPS2121 Setup With Test Equipment ................................................................................... 7
2 TPS2120 Setup With Test Equipment .................................................................................... 8
3 TPS2121 Schematic......................................................................................................... 9
4 TPS2120 Schematic ....................................................................................................... 10
1 TPS212x EVM Comparison Table......................................................................................... 2
2 TPS2121 Input and Output Connector Functionality.................................................................... 3
3 TPS2121 Test Points Description ......................................................................................... 3
4 TPS2121 Jumper Description.............................................................................................. 3
5 TPS2120 Input and Output Connector Functionality.................................................................... 4
6 TPS2120 Test Points Description ......................................................................................... 4
7 TPS2120 Jumper Description.............................................................................................. 5
8 Default Jumper Settings for TPS2121 Evaluation Board............................................................... 6
9 Default Jumper Settings for TPS2120 Evaluation Board............................................................... 6
10 TPS2121EVM-023 Bill of Materials ..................................................................................... 11
11 TPS2120EVM-042 Bill of Materials ..................................................................................... 13
Trademarks
All trademarks are the property of their respective owners.
List of Tables
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
TPS212x Evaluation Module
1
Introduction

1 Introduction

The TPS212x EVM is an evaluation module for TI's TPS212x family of two-input, one-output power multiplexers. This device automatically detects, selects, and seamlessly transitions between two power supplies, each operating from 2.7 V to 22 V. The TPS2121 device, the VSON hot-rod package, can deliver up to 4 A while the TPS2120, WCSP package, can handle up to 3 A. This user's guide contains the EVM schematics, board layout, list of materials, and necessary instructions on how to properly operate the EVM.
The EVM has test points for convenient access to all critical voltages and pins, and jumpers to configure the different modes of operation. There are also jumpers to configure input and output capacitance, output load resistance, current limit, and the adjustable soft-start time.

1.1 Features

The TPS212x EVM offers many features including:
• Uninterrupted system power with seamless switchover
• Overvoltage protection
• Low RONresistance at both inputs: 50 mΩ typical
• Multiple configurations for different modes of operation

1.2 Applications

The TPS212x power multiplexer can be used in many applications, including:
• Add-on cards (PCIE, RAID, Network)
• ePos
• Video surveillance
• ORing controllers
www.ti.com

1.3 Description

The TPS212x EVM power MUX evaluation board enables evaluation of the TPS212x family of Power MUX devices. Although both variants (TPS2121EVM-042 or TPS2120EVM-023) contain different jumpers and connectors, they will function almost identically. Both EVMs allow operation at different input voltages, although the resistors and jumpers are configured for operation at 3.3 V, 5 V, and 12 V. See the TPS212x data sheet for more information regarding these settings.
The TPS212x EVMs also allow multiple modes of operation. By configuring the jumpers, the EVMs automatically detect, select, and seamlessly transition between available inputs. The different modes of operation are explained in Table 1.
EVM Modes of Operation: V
TPS2121EVM
TPS2120EVM
• VCOMP
• VREF
• XCOMP
• XREF
• VCOMP
• VREF
Table 1. TPS212x EVM Comparison Table
Range I
OUT
2.7 V–22 V 4 A VSON, 2.0 mm × 2.5 mm
2.7 V–22 V 3 A WCSP, 1.5 mm × 2.0 mm
MAX Package
OUT
2
TPS212x Evaluation Module
Copyright © 2018–2019, Texas Instruments Incorporated
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
www.ti.com

2 General Configurations

2.1 TPS2121 Configurations

This section provides an overview of the TPS212x evaluation board input and output jumpers. Table 2 describes the input and output connectors on the EVM. Table 3 describes the different test points and functionality, while Table 4 describes the jumper functionality and configurations.
Table 2. TPS2121 Input and Output Connector Functionality
Input Connector Label Description
J21 VIN1 + , GND - Input block header for VIN1
VIN1
VIN2
VOUT
GND
TP12, TP13, TP14, TP15,
TP16, TP17, TP18, TP19
TP8 VIN1 Input test point for VIN1 TP6 VIN1_SNS Input sense connector for VIN1
J14 VIN2 + , GND - Input block header for VIN2
TP11 VIN2 Input test point for VIN2
TP6 VIN2_SNS Input sense connector for VIN2
J15 VOUT +, GND - Output block header for VOUT TP9 VOUT Output test point for VOUT TP7 VOUT_SNS Output sense connector for VOUT
General Configurations
GND Test point for GND
Table 3. TPS2121 Test Points Description
Input Connector Label Description
VIN1
VIN2
VOUT TP5 ST Status test point
TP1 OV1 Overvoltage test point for VIN1 TP4 PR1 Priority test point for VIN1 TP2 OV2 Overvoltage test point for VIN2 TP3 CP2 Comparator test point for VIN2
Table 4. TPS2121 Jumper Description
Input Connector Label Description
Sets priority operation based on voltage
J1 sets 3.3 V
J2 sets 5 V
J3 sets 12 V
Sets overvoltage protection for VIN1
J4 sets 3.3 V
J5, sets 5 V
J6 sets 12 V
Priority operation control
Position 1-2 sets VCOMP (GND)
Position 2-3 sets VREF, XCOMP, XREF
Sets XCOMP operation based on voltage
J7 sets 3.3 V
J8 sets 5 V
J9 sets 12 V
Sets overvoltage protection for VIN2 channel
J10 sets 3.3 V
J11, sets 5 V
J12 sets 12 V
VIN1
VIN2
J1, J2, J3
J4, J5, J6
JP1 PR1
J7, J8, J9
J10, J11, J12
J13 CP2 CP2 enable, disable
PR1 Resistors (3.3 V, 5 V, 12
V)
OV1 Resistors (3.3 V, 5 V, 12
V)
CP2 Resistors (3.3 V, 5 V, 12
V)
OV2 Resistors (3.3 V, 5 V, 12
V)
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
TPS212x Evaluation Module
3
General Configurations
Table 4. TPS2121 Jumper Description (continued)
Input Connector Label Description
J17, J18 100 µF 100-µF output capacitor
J19 100 µF 100-µF output capacitor J19 220 µF 220-µF output capacitor
J16 -
VOUT
J20 10 Ω 10-Ω external resistor JP2 ST
J22, J23 SS Soft-start control
JP3 ILIM

2.2 TPS2120 Configurations

This section provides an overview of the TPS212x evaluation board input and output jumpers. Table 2 describes the input and output connectors on the EVM. Table 3 describes the different test points and functionality, while Table 4 describes the jumper functionality and configurations.
Table 5. TPS2120 Input and Output Connector Functionality
www.ti.com
Female header for custom output resistance,
capacitance
Sets adjustable hysteresis
Position 1-2 sets ST, 2-3 disables (GND)
Current limit control
Position 1-2 position sets 4.5 A maximum
Position 2-3 sets 2 A maximum
No jumper sets 1.5 A maximum
Input Connector Label Description
J10 VIN1 + , GND - Input block header for VIN1
VIN1
VIN2
VOUT
GND
TP12, TP13, TP14, TP15,
TP16, TP17, TP18, TP19
TP7 VIN1 Input test point for VIN1 TP5 VIN1_SNS Input sense connector for VIN1
J17 VIN2 + , GND - Input block header for VIN2 TP11 VIN2 Input test point for VIN2 TP10 VIN2_SNS Input sense connector for VIN2
J11 VOUT +, GND - Output block header for VOUT
TP8 VOUT Output test point for VOUT
TP6 VOUT_SNS Output sense connector for VOUT
GND Test point for GND
Table 6. TPS2120 Test Points Description
Input Connector Label Description
VIN1
VIN2
VOUT TP4 ST Status test point
TP1 OV1 Overvoltage test point for VIN1 TP3 PR1 Priority test point for VIN1 TP2 OV2 Overvoltage test point for VIN2 TP9 SEL Select test point
4
TPS212x Evaluation Module
Copyright © 2018–2019, Texas Instruments Incorporated
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
www.ti.com
General Configurations
Table 7. TPS2120 Jumper Description
Input Connector Label Description
VIN1
VIN2
VOUT
Sets priority operation based on voltage
J1, J2, J3 PR1 Resistors (3.3 V, 5 V, 12 V)
Sets overvoltage protection for VIN1 channel
J4, J5, J6 OV1 Resistors (3.3 V, 5 V, 12 V)
JP2 PR1
J7, J8, J9 OV2 Resistors (3.3 V, 5 V, 12 V)
JP1 SEL
J12 100 µF 100-µF output capacitor J13 100 µF 100-µF output capacitor J14 220 µF 220-µF output capacitor J15 10 Ω 10-Ω external resistor
J16 -
JP3 ST
J18, J19 SS Soft-start control
JP4 ILIM
Position 1-2 sets VCOMP (GND)
Sets overvoltage protection for VIN2 channel
Selects between priority control or GND
Female header for custom output resistance,
Position 1-2 sets 4.5 A maximum
J1 sets 3.3 V
J2 sets 5 V
J3 sets 12 V
J4 sets 3.3 V
J5, sets 5 V
J6 sets 12 V
Priority operation control
Position 2-3 sets VREF
J10 sets 3.3 V
J11, sets 5 V
J12 sets 12 V
Position 1-2 disables priority
Position 2-3 enables priority
capacitance
Sets adjustable hysteresis
Position 1-2 sets ST
Position 2-3 disables (GND)
Current Limit Control Position 2-3 sets 2 A
No jumper sets 1.5 A
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
TPS212x Evaluation Module
5
Test Setup and Results

3 Test Setup and Results

This chapter describes the proper setup for the TPS212x power MUX EVM. This section explains the different configuration modes present on each EVM, and the required jumper positions to enable each configuration.

3.1 TPS212x EVM Test Equipment

Read the TPS212x data sheet before using the EVM. The following test equipment is recommended:
• Storage oscilloscope
• Current problem
• Two adjustable power supples, 0 V–22 V at 4 A maximum
• A passive or active load

3.2 Setting up the TPS2121 EVM

Make sure the TPS2121 evaluation board has the default jumper settings as Table 8 shows.
Table 8. Default Jumper Settings for TPS2121 Evaluation Board
Input Connector Label Position
VIN1
VIN2
VOUT
J1 PR1 (3.3 V) Install
J4 OV1 (3.3 V) Install J12 OV2 (12 V) Install J13 CP2 Install
J17, J18 100 µF Install
J20 10 Ω Install J22 SS (10 nF) Install JP1 PR1 Jump pins 2 and 3 JP2 ST Jump pins 2 and 3 JP3 ILIM (4.5 A maximum) Jump pins 1 and 2
www.ti.com
The default jumper configuration sets the Internal Voltage Reference (VREF) configuration. Since the voltage on the priority pin is set for 3.3-V operation and CP2 is grounded, priority will be given to VIN1. Therefore, VIN1 can be set to 3.3 V, and the device will prioritize VIN1 even if VIN2 is at a higher voltage. See the data sheet for more information regarding the configuration settings.

3.3 Setting up the TPS2120 EVM

Make sure the TPS2120 evaluation board has default jumper settings as Table 9 shows.
Table 9. Default Jumper Settings for TPS2120 Evaluation Board
Input Connector Label Position
J1 PR1 (3.3 V) Install J4 OV1 (3.3 V) Install J9 J9 (12 V) Install
J12, J13 100 µF Install
J15 10 Ω Install
J18 SS (10 nF) Install JP1 SEL Jump pins 1 and 2 JP2 PR1 Jump pins 2 and 3 JP3 ST Jump pins 2 and 3 JP4 ILIM (4.5 A maximum) Jump pins 2 and 3
6
TPS212x Evaluation Module
Copyright © 2018–2019, Texas Instruments Incorporated
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
www.ti.com
The default jumper configuration sets the Internal Voltage Reference (VREF) configuration. Since the voltage on the priority pin is set for 3.3-V operation and SEL is grounded, the priority is given to VIN1. Therefore, VIN1 can be set to 3.3 V, and the device will prioritize VIN1 even if VIN2 is at a higher voltage. See the data sheet for more information regarding the configuration settings.

4 Board Layout

Figure 1 and Figure 2 show the test equipment setup for the TPS2121 and TPS2120, respectively.
Board Layout
Figure 1. TPS2121 Setup With Test Equipment
SLVUBD2A–September 2018–Revised January 2019
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
TPS212x Evaluation Module
7
Loading...
+ 14 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use