Texas Instruments TPS2061D, TPS2061DBV, TPS2061DGN, TPS2062D, TPS2062DGN Schematic [ru]

TPS2062/TPS2066

D ANDDGNPACKAGE

(TOP VIEW)

†

AllEnableInputs Are ActiveHighForTPS2065,TPS2066,andTPS2067

1

GND

TPS2063/TPS2067

DPACKAGE
(TOP VIEW)

TPS2061/TPS2065

D ANDDGNPACKAGE

(TOP VIEW)

2
3
4
5
6
7

8

16
15
14

13
12
11
10

9

IN1

GND

IN2

NC

OC1
OUT1
OUT2

OUT3
NC

NC

GND

IN
IN

OUT

OUT
OUT

GND

IN

OC1
OUT1
OUT2

OC2

OC3

OC2

OC

1
2
3
4

8
7
6
5

1
2
3
4

8
7
6
5

EN3

†

EN

†

EN1

†

EN1

†

EN2

†

EN2

†

GND

OUT

TPS2061/TPS2065

DBVPACKAGE

(TOP VIEW)

IN

OC

EN

†

www.ti.com

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES

Check for Samples: TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

1

FEATURES

2

• 70-mΩ High-Side MOSFET

• 1-A Continuous Current

APPLICATIONS

• Heavy Capacitive Loads

• Short-Circuit Protections

• Thermal and Short-Circuit Protection

• Accurate Current Limit
(1.1 A min, 1.9 A max)

• Operating Range: 2.7 V to 5.5 V

• 0.6-ms Typical Rise Time

• Undervoltage Lockout

• Deglitched Fault Report (OC)

• No OC Glitch During Power Up

• 1-μA Maximum Standby Supply Current

• Bidirectional Switch

• Ambient Temperature Range: -40°C to 85°C

• Built-in Soft-Start

• UL Listed - File No. E169910

DESCRIPTION

The TPS206x power-distribution switches are intended for applications where heavy capacitive loads and
short-circuits are likely to be encountered. This device incorporates 70-mΩ N-channel MOSFET power switches
for power-distribution systems that require multiple power switches in a single package. Each switch is controlled
by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch
rise times and fall times to minimize current surges during switching. The charge pump requires no external
components and allows operation from supplies as low as 2.7 V.

1

2PowerPAD is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Copyright © 2003–2009, Texas Instruments Incorporated

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current
to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When
continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction
temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal
shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains
off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1.5 A
typically.

AVAILABLE OPTION AND ORDERING INFORMATION

RECOMMEND TYPICAL PACKAGED

ED SHORT- DEVICES

T

A

-40°C to 85°C 1 A 1.5 A

(1) The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2062DR).
(2) The printed circuit board layout is important for control of temperature rise when operated at high ambient temperatures.

ENABLE

Active low TPS2061DGN TPS2061D -

Active high TPS2065DGN TPS2065D -

Active low TPS2062DGN TPS2062D -

Active high TPS2066DGN TPS2066D -

Active low - TPS2063D -

Active high - TPS2067D -

Active low - - TPS2061DBV

Active high - - TPS2065DBV

MAXIMUM CIRCUIT NUMBER OF

CONTINUOUS CURRENT SWITCHES

LOAD LIMIT

CURRENT AT 25°C

Single

Dual

Triple

Single

MSOP (DGN) SOIC (D) SOT23 (DBV)

spacer

ORDERING INFORMATION

T

A

-40°C to 85°C

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

(2) The printed circuit board layout is important for control of temperature rise when operated at high ambient temperatures.

SOIC(D)

TPS2061DG4 Active TPS2061DGNG4 Active - ­TPS2062DG4 Active TPS2062DGNG4 Active - ­TPS2065DG4 Active TPS2065DGNG4 Active - ­TPS2066DG4 Active TPS2066DGNG4 Active - -

(1)

- - - - TPS2061DBV Active

- - - - TPS2065DBV Active

STATUS MSOP (DGN)

(1)

STATUS SOT23 (DBV)

(1)

(2)

www.ti.com

(2)

STATUS

2 Submit Documentation Feedback Copyright © 2003–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

www.ti.com

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted

, V

I(IN)

O(OUT)

I(EN)

I(OCx)

(2)

, V

(2)

I(EN)

O(OUT)

, V
, V

, I

O(OUTx)
I(ENx)

O(OUTx)

, V

I(ENx)

J

Human body model 2 kV
Charge device model (CDM) 500 V

Input voltage range, V
Output voltage range, V
Input voltage range, V
Voltage range, V

I(OC)

Continuous output current, I
Continuous total power dissipation See Dissipation Rating Table
Operating virtual junction temperature range, T

Electrostatic discharge (ESD) protection

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

(1)

UNIT

-0.3 V to 6 V

-0.3 V to 6 V

-0.3 V to 6 V

-0.3 V to 6 V

Internally limited

-40°C to 150°C

DISSIPATING RATING TABLE

PACKAGE

(1)

D-8

(2)

DGN-8

(1)

D-16

(3)

DBV-5

(1) Power ratings are based on the low-k board (1 signal, 1 layer).
(2) Power ratings are based on the high-k board (2 signal, 2 plane) with PowerPAD™ vias to the internal ground plane.
(3) Lower ratings are for low-k printed circuit board layout (single -sided). Higher ratings are for enhanced high-k layout, (2 signal, 2 plane)

with a 1mm2copper pad on pin 2 and 2 vias to the ground plane.

TA≤ 25°C DERATING FACTOR TA= 70°C TA= 85°C

POWER RATING ABOVE TA= 25°C POWER RATING POWER RATING

585.82 mW 5.8582 mW/°C 322.20 mW 234.32 mW

1712.3 mW 17.123 mW/°C 941.78 mW 684.33 mW

898.47 mW 8.9847 mW/°C 494.15 mW 359.38 mW
285 mW 2.85 mW/°C 155 mW 114 mW
704 mW 7.04 mW/°C 387 mW 281 mW

RECOMMENDED OPERATING CONDITIONS

MIN MAX UNIT

Input voltage, V
Input voltage, V
Continuous output current, I

I(IN)
I(EN)

, V

I(EN)

, V

O(OUT)

I(ENx)

, V

I(ENx)

, I

O(OUTx)

Operating virtual junction temperature, T

J

2.7 5.5 V
0 5.5 V
0 1 A

-40 125 °C

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, V
otherwise noted)

PARAMETER TEST CONDITIONS

POWER SWITCH

Static drain-source on-state
resistance, 5-V operation V

r

DS(on)

t

r

t

f

and 3.3-V operation
Static drain-source on-state

resistance, 2.7-V V
operation

Rise time, output

Fall time, output

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account

separately.

= 5 V or 3.3 V, IO= 1 A, -40°C ≤ TJ≤ 125°C 70 135 mΩ

I(IN)

= 2.7 V, IO= 1 A, -40°C ≤ TJ≤ 125°C 75 150 mΩ

I(IN)

V

= 5.5 V 0.6 1.5

I(IN)

V

= 2.7 V 0.4 1

I(IN)

V

= 5.5 V 0.05 0.5

I(IN)

V

= 2.7 V 0.05 0.5

I(IN)

= 5.5 V, IO= 1 A, V

I(IN)

(1)

CL= 1 μF, RL= 5 Ω, TJ= 25°C ms

I(ENx)

= 0 V, or V

= 5.5 V (unless

I(ENx)

MIN TYP MAX UNIT

Copyright © 2003–2009, Texas Instruments Incorporated Submit Documentation Feedback 3

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating junction temperature range, V
otherwise noted)

PARAMETER TEST CONDITIONS

ENABLE INPUT EN OR EN

V

IH

V

IL

I

I

t

on

t

off

CURRENT LIMIT

I

OS

I

OC_TRIP

SUPPLY CURRENT (TPS2061, TPS2065)

Supply current, low-level output μA

Supply current, high-level output μA

Leakage current -40°C ≤ TJ≤ 125°C 1 μA
Reverse leakage current V

SUPPLY CURRENT (TPS2062, TPS2066)

Supply current, low-level output μA

Supply current, high-level output μA

Leakage current -40°C ≤ TJ≤ 125°C 1 μA
Reverse leakage current V

SUPPLY CURRENT (TPS2063, TPS2067)

Supply current, low-level output No load on OUT, V

Supply current, high-level output No load on OUT, V

Leakage current -40°C ≤ TJ≤ 125°C 1 μA
Reverse leakage current V

UNDERVOLTAGE LOCKOUT

Low-level input voltage, IN 2 2.5 V
Hysteresis, IN TJ= 25°C 75 mV

OVERCURRENT OC1 and OC2

Output low voltage, V
Off-state current V
OC deglitch OCx assertion or deassertion 4 8 15 ms

THERMAL SHUTDOWN

Thermal shutdown threshold 135 °C
Recovery from thermal shutdown 125 °C
Hysteresis 10 °C

(2) The thermal shutdown only reacts under overcurrent conditions.

High-level input voltage 2.7 V ≤ V
Low-level input voltage 2.7 V ≤ V
Input current V

I(ENx)

≤ 5.5 V 2

I(IN)

≤ 5.5 V 0.8

I(IN)

= 0 V or 5.5 V, V

I(ENx)

Turnon time CL= 100 μF, RL= 5 Ω 3
Turnoff time CL= 100 μF, RL= 5 Ω 10

V

= 5 V, OUT connected to GND,

Short-circuit output current A

Overcurrent trip threshold V

I(IN)

device enabled into short-circuit

= 5 V, current ramp (≤ 100 A/s) on OUT A

I(IN)

No load on OUT, V
or V

= 0 V

I(ENx)

No load on OUT, V
or V

= 5.5 V

I(ENx)

I(ENx)

I(ENx)

= 5.5 V,

= 0 V,

OUT connected to ground, V
or V

= 0 V

I(EN)

= 5.5 V, IN = ground TJ= 25°C 0 μA

I(OUTx)

No load on OUT, V
or V

= 0 V

I(ENx)

No load on OUT, V
or V

= 5.5 V

I(ENx)

I(ENx)

I(ENx)

= 5.5 V,

= 0 V,

OUT connected to ground, V
or V

= 0 V

I(ENx)

= 5.5 V, IN = ground TJ= 25°C 0.2 μA

I(OUTx)

= 0 V μA

I(ENx)

= 5.5 V μA

I(ENx)

OUT connected to ground, V
or V

= 0 V

I(ENx)

= 5.5 V, INx = ground TJ= 25°C 0.2 μA

I(OUTx)

I

OL(OCx)

(2)

= 5 mA 0.4 V

O(OCx)

= 5 V or 3.3 V 1 μA

O(OCx)

= 5.5 V, IO= 1 A, V

I(IN)

(1)

I(ENx)

= 0 V, or V

= 5.5 V (unless

I(ENx)

MIN TYP MAX UNIT

= 0 V or 5.5 V -0.5 0.5 μA

TJ= 25°C 1.1 1.5 1.9

-40°C ≤ TJ≤ 125°C 1.1 1.5 2.1
TPS2061, TPS2062,

TPS2065, TPS2066

1.6 2.3 2.7

TPS2063, TPS2067 1.6 2.4 3.0

TJ= 25°C 0.5 1

-40°C ≤ TJ≤ 125°C 0.5 5
TJ= 25°C 43 60

-40°C ≤ TJ≤ 125°C 43 70

= 5.5 V,

I(EN)

TJ= 25°C 0.5 1

-40°C ≤ TJ≤ 125°C 0.5 5
TJ= 25°C 50 70

-40°C ≤ TJ≤ 125°C 50 90

= 5.5 V,

I(/ENx)

TJ= 25°C 0.5 2

-40°C ≤ TJ≤ 125°C 0.5 10
TJ= 25°C 65 90

-40°C ≤ TJ≤ 125°C 65 110

= 5.5 V,

I(ENx)

www.ti.com

V

ms

4 Submit Documentation Feedback Copyright © 2003–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

OUT

OC

IN

EN

GND

Current

Limit

Driver

UVLO

Charge

Pump

CS

Thermal

Sense

Deglitch

Note A: Current sense
Note B: Active low (EN

) for TPS2061. Active high (EN) for TPS2065.

(See Note A)

(See Note B)

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

www.ti.com

DEVICE INFORMATION

Pin Functions (TPS2061 and TPS2065)

PINS

D or DGN Package DBV Package I/O DESCRIPTION

NAME TPS2061 TPS2065 TPS2061 TPS2065

EN 4 - 4 - I Enable input, logic low turns on power switch
EN - 4 - 4 I Enable input, logic high turns on power switch
GND 1 1 2 2 Ground
IN 2, 3 2,3 5 5 I Input voltage
OC 5 5 3 3 O Overcurrent, open-drain output, active-low
OUT 6, 7, 8 6, 7, 8 1 1 O Power-switch output

PowerPAD™ - - - - to the circuit board traces. Should be connected to GND

Functional Block Diagram

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

Internally connected to GND; used to heat-sink the part
pin.

Copyright © 2003–2009, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

Thermal

Sense

Driver

Current

Limit

Charge

Pump

UVLO

CS

Driver

Current

Limit

CS

Thermal

Sense

Charge

Pump

GND

EN1

IN

EN2

OC1

OUT1

OUT2

OC2

Deglitch

Deglitch

(See Note A)

(See Note A)

(See Note B)

(See Note B)

Note A: Current sense
Note B: Active low (ENx

) for TPS2062. Active high (ENx) for TPS2066.

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

Pin Functions (TPS2062 and TPS2066)

PINS

NAME NO.

TPS2062 TPS2066

EN1 3 - I Enable input, logic low turns on power switch IN-OUT1
EN2 4 - I Enable input, logic low turns on power switch IN-OUT2
EN1 - 3 I Enable input, logic high turns on power switch IN-OUT1
EN2 - 4 I Enable input, logic high turns on power switch IN-OUT2
GND 1 1 Ground
IN 2 2 I Input voltage
OC1 8 8 O Overcurrent, open-drain output, active low, IN-OUT1
OC2 5 5 O Overcurrent, open-drain output, active low, IN-OUT2
OUT1 7 7 O Power-switch output, IN-OUT1
OUT2 6 6 O Power-switch output, IN-OUT2

PowerPAD™ - -

I/O DESCRIPTION

Internally connected to GND; used to heat-sink the part to the circuit board traces.
Should be connected to GND pin.

Functional Block Diagram

www.ti.com

6 Submit Documentation Feedback Copyright © 2003–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

www.ti.com

Pin Functions (TPS2063 and TPS2067)

PINS

NAME TPS2063 TPS2067

EN1 3 – I Enable input, logic low turns on power switch IN1-OUT1
EN2 4 – I Enable input, logic low turns on power switch IN1-OUT2
EN3 7 – I Enable input, logic low turns on power switch IN2-OUT3
EN1 – 3 I Enable input, logic high turns on power switch IN1-OUT1
EN2 – 4 I Enable input, logic high turns on power switch IN1-OUT2
EN3 – 7 I Enable input, logic high turns on power switch IN2-OUT3
GND 1, 5 1, 5 Ground
IN1 2 2 I Input voltage for OUT1 and OUT2
IN2 6 6 I Input voltage for OUT3
NC 8, 9, 10 8, 9, 10 No connection
OC1 16 16 O Overcurrent, open-drain output, active low, IN1-OUT1
OC2 13 13 O Overcurrent, open-drain output, active low, IN1-OUT2
OC3 12 12 O Overcurrent, open-drain output, active low, IN2-OUT3
OUT1 15 15 O Power-switch output, IN1-OUT1
OUT2 14 14 O Power-switch output, IN1-OUT2
OUT3 11 11 O Power-switch output, IN2-OUT3

I/O DESCRIPTION

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

Copyright © 2003–2009, Texas Instruments Incorporated Submit Documentation Feedback 7

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

Thermal

Sense

Driver

Current

Limit

UVLO

CS

Driver

Current

Limit

CS

Thermal

Sense

GND

EN1

IN1

EN2

OC1

OUT1

OUT2

OC2

Deglitch

Deglitch

Driver

Current

Limit

CS

Thermal

Sense

Charge

Pump

GND

IN2

EN3

OUT3

OC3

Deglitch

VCC

Selector

UVLO

(See Note A)

Note A: Current sense
Note B: Active low (ENx

) for TPS2063; Active high (ENx) for TPS2067

(See Note A)

(See Note A)

(See Note B)

(See Note B)

(See Note B)

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

www.ti.com

Functional Block Diagram

8 Submit Documentation Feedback Copyright © 2003–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

R

L

C

L

OUT

t

r

t

f

90%

90%

10%

10%

50%

50%

90%

10%

V

O(OUT)

V

I(EN)

V

O(OUT)

VOLTAGE WAVEFORMS

TEST CIRCUIT

t

on

t

off

50%

50%

90%

10%

V

I(EN)

V

O(OUT)

t

on

t

off

V

I(EN)

5 V/div

V

O(OUT)

2 V/div

RL = 5 W,
CL = 1 mF
TA = 255C

t − Time − 500 ms/div

V

I(EN)

5 V/div

V

O(OUT)

2 V/div

RL = 5 W,
CL = 1 mF
TA = 255C

t − Time − 500 ms/div

www.ti.com

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

PARAMETER MEASUREMENT INFORMATION

Figure 1. Test Circuit and Voltage Waveforms

Figure 2. Turnon Delay and Rise Time With 1-μF Figure 3. Turnoff Delay and Fall Time With 1-μF

Load Load

Copyright © 2003–2009, Texas Instruments Incorporated Submit Documentation Feedback 9

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

V

I(EN)

5 V/div

V

O(OUT)

2 V/div

RL = 5 W,
CL = 100 mF
TA = 255C

t − Time − 500 ms/div

V

O(OUT)

2 V/div

V

I(EN)

5 V/div

RL = 5 W,
CL = 100 mF
TA = 255C

t − Time − 500 ms/div

V

I(EN)

5 V/div

I

O(OUT)

500 mA/div

t − Time − 500 ms/div

V

I(EN)

5 V/div

I

O(OUT)

500 mA/div

470 mF

100 mF

220 mF

VIN = 5 V
RL = 5 W,
TA = 255C

t − Time − 1 ms/div

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 4. Turnon Delay and Rise Time With 100-μF Figure 5. Turnoff Delay and Fall Time With 100-μF

Load Load

www.ti.com

Figure 6. Short-Circuit Current, Figure 7. Inrush Current With Different

Device Enabled Into Short Load Capacitance

10 Submit Documentation Feedback Copyright © 2003–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

V

O(OC

)

2 V/div

I

O(OUT)

1 A/div

t − Time − 2 ms/div

V

O(OC

)

2 V/div

I

O(OUT)

1 A/div

t − Time − 2 ms/div

0

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

0.9

1.0

2 3 4 5 6

Turnon Time − ms

VI − Input Voltage − V

CL = 100 mF,
RL = 5 W,
TA = 255C

1.5

1.6

1.7

1.8

1.9

2

2 3 4 5 6

CL = 100 mF,
RL = 5 W,
TA = 255C

Turnoff Time − mS

VI − Input Voltage − V

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 8. 2-Ω Load Connected to Enabled Device Figure 9. 1-Ω Load Connected to Enabled Device

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

TYPICAL CHARACTERISTICS

TURNON TIME TURNOFF TIME

vs vs

INPUT VOLTAGE INPUT VOLTAGE

Figure 10. Figure 11.

Copyright © 2003–2009, Texas Instruments Incorporated Submit Documentation Feedback 11

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

0

0.1

0.2

0.3

0.4

0.5

0.6

2 3 4 5 6

Rise Time − ms

VI − Input Voltage − V

CL = 1 mF,
RL = 5 W,
TA = 255C

0

0.05

0.1

0.15

0.2

0.25

2 3 4 5 6

CL = 1 mF,
RL = 5 W,
TA = 255C

Fall Time − ms

VI − Input Voltage − V

0

10

20

30

40

50

60

−50 0 50 100 150

VI = 5.5 V

VI = 3.3 V

VI = 2.7 V

TJ − Junction Temperature − 5C

− Supply Current, Output Enabled −

I

I (IN)

Aµ

VI = 5 V

0

10

20

30

40

50

60

70

−50 0 50 100 150

VI = 5.5 V

VI = 5 V

VI = 3.3 V

VI = 2.7 V

TJ − Junction Temperature − 5C

− Supply Current, Output Enabled −

I

I (IN)

Aµ

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

TYPICAL CHARACTERISTICS (continued)

RISE TIME FALL TIME

vs vs

INPUT VOLTAGE INPUT VOLTAGE

www.ti.com

Figure 12. Figure 13.

SUPPLY CURRENT, OUTPUT ENABLED SUPPLY CURRENT, OUTPUT ENABLED

12 Submit Documentation Feedback Copyright © 2003–2009, Texas Instruments Incorporated

TPS2061, TPS2065 TPS2062, TPS2066

JUNCTION TEMPERATURE JUNCTION TEMPERATURE

vs vs

Figure 14. Figure 15.

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067

0

10

20

30

40

50

60

70

80

90

−50 0 50 100 150

VI = 5.5 V

VI = 5 V

VI = 3.3 V

VI = 2.7 V

TJ − Junction Temperature − 5C

− Supply Current, Output Enabled −

I

I (IN)

Aµ

TJ − Junction Temperature − 5C

− Supply Current, Output Disabled −I
I (IN)

Aµ

0

0.05

0.1

0.15

0.2

0.25

0.3

0.35

0.4

0.45

0.5

−50 0 50 100 150

VI = 2.7 V

VI = 3.3 V

VI = 5.5 V

VI = 5 V

0

0.05

0.1

0.15

0.2

0.25

0.3

0.35

0.4

0.45

0.5

−50 0 50 100 150

VI = 5.5 V

VI = 5 V

VI = 3.3 V

VI = 2.7 V

TJ − Junction Temperature − 5C

− Supply Current, Output Disabled −

I

I (IN)

Aµ

0

0.05

0.1

0.15

0.2

0.25

0.3

0.35

0.4

0.45

0.5

−50 0 50 100 150

VI = 5.5 V

VI = 5 V

VI = 2.7 V

TJ − Junction Temperature − 5C

− Supply Current, Output Disabled −

I

I (IN)

Aµ

VI = 3.3 V

www.ti.com

TPS2061, TPS2062, TPS2063
TPS2065, TPS2066, TPS2067

SLVS490I –DECEMBER 2003–REVISED OCTOBER 2009

TYPICAL CHARACTERISTICS (continued)

TPS2063, TPS2067 TPS2061, TPS2065

SUPPLY CURRENT, OUTPUT ENABLED SUPPLY CURRENT, OUTPUT DISABLED

vs vs

JUNCTION TEMPERATURE JUNCTION TEMPERATURE

Figure 16. Figure 17.

SUPPLY CURRENT, OUTPUT DISABLED SUPPLY CURRENT, OUTPUT DISABLED

TPS2062, TPS2066 TPS2063, TPS2067

JUNCTION TEMPERATURE JUNCTION TEMPERATURE

vs vs

Figure 18. Figure 19.

Copyright © 2003–2009, Texas Instruments Incorporated Submit Documentation Feedback 13

Product Folder Link(s): TPS2061 TPS2062 TPS2063 TPS2065 TPS2066 TPS2067