TEXAS INSTRUMENTS TLC5620C, TLC5620I Technical data

TLC5620C, TLC5620I

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

D

Four 8-Bit Voltage Output DACs

D

5-V Single-Supply Operation

D

Serial Interface

D

High-Impedance Reference Inputs

D

Programmable 1 or 2 Times Output Range

D

Simultaneous Update Facility

D

Internal Power-On Reset

D

Low-Power Consumption

D

Half-Buffered Output

N OR D PACKAGE

(TOP VIEW)

GND
REFA
REFB

REFC
REFD

DATA

CLK

1
2
3
4
5
6
7

14
13
12
11
10

9
8

V

DD

LDAC
DACA
DACB
DACC
DACD
LOAD

applications

D

Programmable V oltage Sources

D

Digitally Controlled Amplifiers/Attenuators

D

Mobile Communications

D

Automatic Test Equipment

D

Process Monitoring and Control

D

Signal Synthesis

description

The TLC5620C and TLC5620I are quadruple 8-bit voltage output digital-to-analog converters (DACs) with
buffered reference inputs (high impedance). The DACs produce an output voltage that ranges between either
one or two times the reference voltages and GND, and the DACs are monotonic. The device is simple to use,
running from a single supply of 5 V. A power-on reset function is incorporated to ensure repeatable start-up
conditions.

Digital control of the TLC5620C and TLC5620I are over a simple three-wire serial bus that is CMOS compatible
and easily interfaced to all popular microprocessor and microcontroller devices. The 11-bit command word
comprises eight bits of data, two DAC-select bits, and a range bit, the latter allowing selection between the times
1 or times 2 output range. The DAC registers are double buffered, allowing a complete set of new values to be
written to the device, then all DAC outputs are updated simultaneously through control of LDAC. The digital
inputs feature Schmitt triggers for high noise immunity.

The 14-terminal small-outline (D) package allows digital control of analog functions in space-critical
applications. The TLC5620C is characterized for operation from 0°C to 70°C. The TLC5620I is characterized
for operation from –40°C to 85°C. The TLC5620C and TLC5620I do not require external trimming.

AVAILABLE OPTIONS

PACKAGE

T

A

0°C to 70°C TLC5620CD TLC5620CN

–40°C to 85°C TLC5620ID TLC5620IN

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SMALL OUTLINE

(D)

PLASTIC DIP

(N)

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright  2001, Texas Instruments Incorporated

1

TLC5620C, TLC5620I

I/O

DESCRIPTION

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

functional block diagram

REFA

REFB

REFC

REFD

CLK

DATA

LOAD

2

3

4

5

7
6
8

+
–

8

Latch Latch

+
–

8

+
–

8

+
–

8

Latch

Serial

Interface

LatchLatch

LatchLatch

Latch

13

LDAC

8

8

8

8

DAC

× 2

DAC

× 2

DAC

× 2

DAC

× 2

Power-On

Reset

Terminal Functions

TERMINAL

NAME NO.

CLK 7 I Serial interface clock. The input digital data is shifted into the serial interface

register on the falling edge of the clock applied to the CLK terminal.
DACA 12 O DAC A analog output
DACB 11 O DAC B analog output
DACC 10 O DAC C analog output
DACD 9 O DAC D analog output
DATA 6 I Serial interface digital data input. The digital code for the DAC is clocked into the

serial interface register serially. Each data bit is clocked into the register on the

falling edge of the clock signal.
GND 1 I Ground return and reference terminal
LDAC 13 I Load DAC. When the LDAC signal is high, no DAC output updates occur when

the input digital data is read into the serial interface. The DAC outputs are only

updated when LDAC is taken from high to low.
LOAD 8 I Serial Interface load control. When LDAC is low, the falling edge of the LOAD

signal latches the digital data into the output latch and immediately produces the

analog voltage at the DAC output terminal.
REFA 2 I Reference voltage input to DAC A. This voltage defines the output analog range.
REFB 3 I Reference voltage input to DAC B. This voltage defines the output analog range.
REFC 4 I Reference voltage input to DAC C. This voltage defines the output analog range.
REFD 5 I Reference voltage input to DAC D. This voltage defines the output analog range.
V

DD

14 I Positive supply voltage

+
–

+
–

+
–

+
–

12

11

10

9

DACA

DACB

DACC

DACD

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC5620C, TLC5620I

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

detailed description

The TLC5620 is implemented using four resistor-string DACs. The core of each DAC is a single resistor with
256 taps, corresponding to the 256 possible codes listed in T able 1. One end of each resistor string is connected
to the GND terminal and the other end is fed from the output of the reference input buffer. Monotonicity is
maintained by use of the resistor strings. Linearity depends upon the matching of the resistor elements and upon
the performance of the output buffer . Since the inputs are buffered, the DACs always present a high-impedance
load to the reference source.

Each DAC output is buffered by a configurable-gain output amplifier that can be programmed to times 1 or times
2 gain.

On power up, the DACs are reset to CODE 0.
Each output voltage is given by:

VO(DACA|B|C|D)+REF

where CODE is in the range 0 to 255 and the range (RNG) bit is 0 or 1 within the serial control word.

D7 D6 D5 D4 D3 D2 D1 D0 OUTPUT VOLTAGE

0 0 0 0 0 0 0 0 GND
0 0000001 (1/256) × REF (1+RNG)

• ••••••• •

• ••••••• •

0 1111111 (127/256) × REF (1+RNG)
1 0000000 (128/256) × REF (1+RNG)

• ••••••• •

• ••••••• •

1 1 1 1 1 1 1 1 (255/256) × REF (1+RNG)

CODE

256

(1)

RNG bit value)

Table 1. Ideal Output Transfer

data interface

With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have
been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as
shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low . When
LDAC is high during serial programming, the new value is stored within the device and can be transferred to
the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered most significant bit
(MSB) first. Data transfers using two 8-clock cycle periods are shown in Figures 3 and 4.

CLK

t

DATA

LOAD

su(DATA-CLK)

t

v(DATA-CLK)

RNGA1 A0 D7 D6 D5 D4 D3 D2 D1 D0

Figure 1. LOAD-Controlled Update (LDAC = Low)

t

su(LOAD-CLK)

t

su(CLK-LOAD)

DAC Update

t

w(LOAD)

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3

TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

CLK

t

su(DATA-CLK)

t

v(DATA-CLK)

DATA

LOAD

LDAC

CLK

A1 A0 D7 D6 D5 D4 D3 D2 D1 D0

RNG

Figure 2. LDAC-Controlled Update

CLK Low

t

su(LOAD-LDAC)

t

w(LDAC)

DAC Update

DATA

LOAD
LDAC

A1 A0 RNG D7 D6 D5 D4 D3 D2 D1 D0

Figure 3. Load-Controlled Update Using 8-Bit Serial Word (LDAC = Low)

CLK Low

CLK

DATA

LOAD

LDAC

A1 A0 RNG D7 D6 D5 D4 D3 D2 D1 D0

Figure 4. LDAC-Controlled Update Using 8-Bit Serial Word

Table 2 lists the A1 and A0 bits and the selection of the updated DACs. The RNG bit controls the DAC output
range. When RNG = low, the output range is between the applied reference voltage and GND, and when
RNG = high, the range is between twice the applied reference voltage and GND.

Table 2. Serial Input Decode

A1 A0 DAC UPDATED

0 0 DACA
0 1 DACB
1 0 DACC
1 1 DACD

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC5620C, TLC5620I

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

linearity, offset, and gain error using single-end supplies

When an amplifier is operated from a single supply , the voltage offset can still be either positive or negative. With
a positive offset voltage, the output voltage changes on the first code change. With a negative offset the output
voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative
supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage
to overcome the negative offset voltage, resulting in the transfer function shown in Figure 5.

Output

Voltage

0 V

Negative

Offset

DAC Code

Figure 5. Effect of Negative Offset (Single Supply)

This offset error , not the linearity error, produces this breakpoint. The transfer function would have followed the
dotted line if the output buffer could drive below ground.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after
offset and full scale are adjusted out or accounted for in some way . However , single-supply operation does not
allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity
is measured between full-scale code and the lowest code that produces a positive output voltage. The code is
calculated from the maximum specification for the negative offset voltage.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5

TLC5620C, TLC5620I

Operating free-air temperature, T

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

equivalent inputs and outputs

INPUT CIRCUIT OUTPUT CIRCUIT

V

DD

DAC
Voltage Output

I

SINK

60 µA
Typical

GND

V

ref

Input

V

DD

Output

Range
Select

_
+

× 1

84 kΩ

× 2

84 kΩ

Input from

Decoded DAC

Register String

To DAC
Resistor
String

GND

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (VDD – GND) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Digital input voltage range GND – 0.3 V to V
Reference input voltage range, V
Operating free-air temperature range, T

GND – 0.3 V to VDD + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ID

: TLC5620C 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

A

TLC5620I –40°C to 85°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, T

–50°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

stg

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DD

+ 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

recommended operating conditions

MIN NOM MAX UNIT

Supply voltage, V
High-level input voltage, V
Low-level input voltage, V
Reference voltage, V
Analog full-scale output voltage, RL = 10 kΩ 3.5 V
Load resistance, R
Setup time, data input, t

Valid time, data input valid after CLK↓, t
Setup time, CLK eleventh falling edge to LOAD, t
Setup time, LOAD↑ to CLK↓, t
Pulse duration, LOAD, t
Pulse duration, LDAC, t
Setup time, LOAD↑ to LDAC↓,t
CLK frequency 1 MHz

p

DD

IH

IL

[A|B|C|D] VDD–1.5 V

ref

L

su(DATA-CLK)

w(LOAD)
w(LDAC)

p

(see Figures 1 and 2) 50 ns

v(DATA-CLK)

su(LOAD-CLK)

(see Figure 1) 250 ns

(see Figure 2) 250 ns

su(LOAD-LDAC)

A

(see Figures 1 and 2) 50 ns

su(CLK-LOAD)

(see Figure 1) 50 ns

(see Figure 2) 0 ns

TLC5620C 0 70 °C
TLC5620I –40 85 °C

(see Figure 1) 50 ns

4.75 5.25 V

0.8 V

DD

0.8 V

10 kΩ

V

6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Each DAC output

C

pF

TLC5620C, TLC5620I

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range, VDD = 5 V ±5%,

= 2 V, × 1 gain output range (unless otherwise noted)

V

ref

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

I

IH

I

IL

I

O(sink)

I

O(source)

i

I

DD

I

ref

E

L

E

D

E

ZS

E

FS

PSRR Power-supply rejection ratio See Notes 7 and 8 0.5 mV/V

NOTES: 1. Integral nonlinearity (INL) is the maximum deviation of the output from the line between zero and full scale (excluding the effects

High-level input current VI = V
Low-level input current VI = 0 V ±10 µA
Output sink current
Output source current
Input capacitance 15
Reference input capacitance 15
Supply current VDD = 5 V 2 mA
Reference input current VDD = 5 V, V
Linearity error (end point corrected) V
Differential-linearity error V
Zero-scale error V
Zero-scale-error temperature coefficient V
Full-scale error V
Full-scale-error temperature coefficient V

of zero code and full-scale errors).

2. Differential nonlinearity (DNL) is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes.
Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

4. Zero-scale-error temperature coefficient is given by: ZSETC = [ZSE(T

5. Full-scale error is the deviation from the ideal full-scale output (V

6. Full-scale-error temperature coefficient is given by: FSETC = [FSE(T

7. Zero-scale-error rejection ratio (ZSE RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of
this signal imposed on the zero-code output voltage.

8. Full-scale-error rejection ratio (FSE RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of
this signal imposed on the full-scale output voltage.

DD

p

= 2 V ±10 µA

ref

= 2 V, × 2 gain (see Note 1) ±1 LSB

ref

= 2 V, × 2 gain (see Note 2) ±0.9 LSB

ref

= 2 V, × 2 gain (see Note 3) 0 30 mV

ref

= 2 V, × 2 gain (see Note 4) 10 µV/°C

ref

= 2 V, × 2 gain (see Note 5) ±60 mV

ref

= 2 V, × 2 gain (see Note 6) ±25 µV/°C

ref

) – ZSE(T

max

– 1 LSB) with an output load of 10 kΩ.

ref

) – FSE (T

max

min

min

)]/V

)]/V

20 µA

2 mA

× 106/(T

ref

× 106/(T

ref

max

max

– T

– T

±10 µA

).

min

).

min

p

operating characteristics over recommended operating free-air temperature range, VDD = 5 V ±5%,

= 2 V, × 1 gain output range (unless otherwise noted)

V

ref

TEST CONDITIONS MIN TYP MAX UNIT

Output slew rate CL = 100 pF, RL = 10 kΩ 1 V/µs
Output settling time To ±0.5 LSB, CL = 100 pF, RL = 10 kΩ, See Note 9 10 µs
Large-signal bandwidth Measured at –3 dB point 100 kHz
Digital crosstalk CLK = 1-MHz square wave measured at DACA-DACD –50 dB
Reference feedthrough See Note 10 –60 dB
Channel-to-channel isolation See Note 11 –60 dB
Reference input bandwidth See Note 12 100 kHz

NOTES: 9. Settling time is the time between a LOAD falling edge and the DAC output reaching full scale voltage within +/–0.5 LSB starting from

an initial output voltage equal to zero.

10. Reference feedthrough is measured at any DAC output with an input code = 00 hex with a V

11. Channel-to-channel isolation is measured by setting the input code of one DAC to FF hex and the code of all other DACs to 00 hex
with V

12. Reference bandwidth is the –3 dB bandwidth with an input at V

input = 1 V dc + 1 Vpp at 10 kHz.

ref

= 1.25 V dc + 2 Vpp and with a full-scale digital-input code.

ref

input = 1 V dc + 1 Vpp at 10 kHz.

ref

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7

TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

PARAMETER MEASUREMENT INFORMATION

TLC5620

DACA
DACB

•

10 kΩ

•

•

DACD

Figure 6. Slew, Settling Time, and Linearity Measurements

TYPICAL CHARACTERISTICS

CL = 100 pF

POSITIVE RISE AND SETTLING TIME

3

VDD = 5 V
TA = 25°C
Code 00 to FF Hex

2

Range = ×2
V

= 2 V

ref

1

– Output Voltage – VV

O

0

024681012141618

t – Time – µs

LDAC

Figure 7

NEGATIVE FALL AND SETTLING TIME

3

2

1

– Output Voltage – V

O

V

0

024681012141618

t – Time – µs

LDAC

VDD = 5 V
TA = 25°C
Code FF to 00 Hex
Range = ×2
V

= 2 V

ref

Figure 8

8

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC5620C, TLC5620I

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

TYPICAL CHARACTERISTICS

DAC OUTPUT VOLTAGE

vs

OUTPUT LOAD

5

4.8

4.6

4.4

4.2
4

3.8

3.6

– DAC Output Voltage – V

O

V

3.4

3.2
3

0 102030405060

RL – Output Load – kΩ

VDD = 5 V,
V

= 2.5 V,

ref

Range = 2x

70 80 90 100

4

3.5

3

2.5

2

1.5

– DAC Output Voltage – V

O

V

1

0.5

0

0102030405060

Figure 9

DAC OUTPUT VOLTAGE

vs

OUTPUT LOAD

VDD = 5 V,
V

ref

Range = 1x

70 80 90 100

RL – Output Load – kΩ

Figure 10

= 3.5 V,

OUTPUT SOURCE CURRENT

vs

OUTPUT VOLTAGE

8

7

6

5

4

3

– Output Source Current – mA

2

1

O(source)

I

0

0123

VO – Output Voltage – V

Figure 11

VDD = 5 V
TA = 25°C
V

= 2 V

ref

Range = ×2
Input Code = 255

45

SUPPLY CURRENT

vs

TEMPERATURE

1.2

1.15

1.1

Range = ×2

1.05
Input Code = 255

1

0.95

– Supply Current – mA

0.9

DD

I

0.85

0.8
–50 0 50 100

t – Temperature – °C

VDD = 5 V
V

2 V

ref

Figure 12

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9

TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

TYPICAL CHARACTERISTICS

RELATIVE GAIN

FREQUENCY

0

–2
–4

–6

–8

–10

–12

–14

G – Relative Gain – dB

VDD = 5 V

–16

TA = 25°C
V

= 1.25 Vdc + 2 V

–18
–20

ref

Input Code = 255

1 10 100

f – Frequency – kHz

Figure 13

pp

vs

1000

RELATIVE GAIN

FREQUENCY

10

0

–10

–20

–30

VDD = 5 V

G – Relative Gain – dB

–40

–50

–60

TA = 25°C
V

= 2 Vdc + 0.5 V

ref

Input Code = 255

1 10 100 1000

pp

f – Frequency – kHz

Figure 14

vs

10000

APPLICATION INFORMATION

TLC5620

DACA
DACB

•

•

•

DACD

NOTE A: Resistor R w 10 kΩ

Figure 15. Output Buffering Scheme

_

+

R

V

O

10

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC5620C, TLC5620I

QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

MECHANICAL DATA

D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

14

1

0.069 (1,75) MAX

0.050 (1,27)

A

0.020 (0,51)

0.014 (0,35)

0.010 (0,25)

0.004 (0,10)

8

7

0.010 (0,25)

0.157 (4,00)

0.150 (3,81)

M

0.244 (6,20)

0.228 (5,80)

Seating Plane

0.004 (0,10)

PINS **

DIM

A MAX

A MIN

0.008 (0,20) NOM

Gage Plane

0°–8°

8

0.197

(5,00)

0.189

(4,80)

14

0.344

(8,75)

0.337

(8,55)

0.010 (0,25)

0.044 (1,12)

0.016 (0,40)

4040047/B 10/94

16

0.394

(10,00)

0.386

(9,80)

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Four center pins are connected to die mount pad.

E. Falls within JEDEC MS-012

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

11

TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001

MECHANICAL DATA

N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE

16 PIN SHOWN

16

1

0.035 (0,89) MAX

PINS **

DIM

A

9

0.260 (6,60)

0.240 (6,10)

8

0.070 (1,78) MAX

0.020 (0,51) MIN

0.200 (5,08) MAX

A MAX

A MIN

Seating Plane

14

0.775

(19,69)

0.745

(18,92)

16

0.775

(19,69)

0.745

(18,92)

18

0.920

(23.37)

0.850

(21.59)

20

0.975

(24,77)

0.940

(23,88)

0.310 (7,87)

0.290 (7,37)

0.100 (2,54)

0.021 (0,53)

0.015 (0,38)

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001)

0.010 (0,25)

M

0.125 (3,18) MIN

0°–15°

0.010 (0,25) NOM

14/18 PIN ONL Y

4040049/C 08/95

12

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty . Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty . Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. T o minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party , or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright  2001, Texas Instruments Incorporated