
SN54ABT640, SN74ABT640
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS104C – FEBRUARY 1991 – REVISED JANUARY 1997
D
State-of-the-Art
EPIC-ΙΙB
BiCMOS Design
Significantly Reduces Power Dissipation
D
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
D
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
D
T ypical V
(Output Ground Bounce) < 1 V
OLP
at VCC = 5 V, TA = 25°C
D
High-Drive Outputs (–32-mA IOH,
64-mA IOL)
D
Package Options Include Plastic
Small-Outline (DW), Shrink Small-Outline
(DB), and Thin Shrink Small-Outline (PW)
Packages, Ceramic Chip Carriers (FK), and
Plastic (N) and Ceramic (J) DIPs
description
The ’ABT640 bus transceivers are designed for
asynchronous communication between data
buses. These devices transmit inverted data from
the A bus to the B bus or from the B bus to the
A bus, depending on the level at the directioncontrol (DIR) input. The output-enable (OE
can be used to disable the device so that the
buses are effectively isolated.
T o ensure the high-impedance state during power
up or power down, OE
through a pullup resistor; the minimum value of
the resistor is determined by the current-sinking
capability of the driver.
should be tied to V
) input
CC
SN74ABT640 . . . DB, DW, N, OR PW PACKAGE
SN54ABT640 ...J PACKAGE
(TOP VIEW)
B8
20
19
18
17
16
15
14
13
12
11
V
CC
B7
V
OE
B1
B2
B3
B4
B5
B6
B7
B8
18
17
16
15
14
B6 OE
CC
B1
B2
B3
B4
B5
DIR
1
A1
2
A2
3
A3
4
A4
5
A5
6
A6
7
A7
8
9
A8
GND
SN54ABT640 . . . FK PACKAGE
A3
A4
A5
A6
A7
10
(TOP VIEW)
A2A1DIR
3212019
4
5
6
7
8
910111213
A8
GND
The SN54ABT640 is characterized for operation over the full military temperature range of –55°C to 125°C. The
SN74ABT640 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
INPUTS
OE DIR
L L B data to A bus
L HA data to B bus
H X Isolation
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1997, Texas Instruments Incorporated
1

SN54ABT640, SN74ABT640
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS104C – FEBRUARY 1991 – REVISED JANUARY 1997
logic symbol
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
†
OE
DIR
A1
A2
A3
A4
A5
A6
A7
A8
19
1
2
3
4
5
6
7
8
9
G3
3 EN1 [BA]
3 EN2 [AB]
1
1
1
2
logic diagram (positive logic)
19
OE
18
17
16
15
14
13
12
11
B1
B2
B3
B4
B5
B6
B7
B8
1
DIR
218
A1
To Seven Other Transceivers
B1
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265