TEXAS INSTRUMENTS SN54ALS652 Technical data
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
D
Bus Transceivers/Registers
D
Independent Registers and Enables for A
SN54ALS’, SN54AS’ . . . JT PACKAGE
SN74ALS’, SN74AS’ . . . DW OR NT PACKAGE
(TOP VIEW)
and B Buses
D
Multiplexed Real-Time and Stored Data
D
Choice of True or Inverting Data Paths
D
Choice of 3-State or Open-Collector
Outputs to A Bus
D
Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
DEVICE A OUTPUT B OUTPUT LOGIC
SN74ALS651A,
’AS651
SN54ALS652,
SN74ALS652A,
’AS652
’ALS653 Open Collector 3 State Inverting
SN74ALS654 Open Collector 3 State True
3 State 3 State Inverting
3 State 3 State True
description
These devices consist of bus-transceiver circuits,
D-type flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the
data bus or from the internal storage registers.
Output-enable (OEAB and OEBA
provided to control the transceiver functions.
Select-control (SAB and SBA) inputs are provided
to select real-time or stored data transfer. The
circuitry used for select control eliminates the
typical decoding glitch that occurs in a multiplexer
during the transition between stored and real-time
data. A low input level selects real-time data, and
) inputs are
CLKAB
OEAB
GND
SN54ALS’, SN54AS’ . . . FK PACKAGE
A1
A2
A3
NC
A4
A5
A6
SAB
A1
A2
A3
A4
A5
A6
A7
A8
4
5
6
7
8
9
10
11
12
A7
1
2
3
4
5
6
7
8
9
10
11
12
(TOP VIEW)
OEAB
SAB
CLKAB
321
13 14
A8
15 16 17
GND
NC – No internal connection
24
23
22
21
20
19
18
17
16
15
14
13
CC
NC
V
28 27 26
B8B7B6
NC
V
CC
CLKBA
SBA
OEBA
B1
B2
B3
B4
B5
B6
B7
B8
CLKBA
SAB
25
24
23
22
21
20
19
18
OEBA
B1
B2
NC
B3
B4
B5
a high input level selects stored data. Figure 1
illustrates the four fundamental bus-management functions that can be performed with the octal bus
transceivers and registers.
Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at
the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When
SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type
flip-flops by simultaneously enabling OEAB and OEBA
. In this configuration, each output reinforces its input.
When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains
at its last state.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1996, Texas Instruments Incorporated
1
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
description (continued)
The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the
recommended maximum I
SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654.
The SN54ALS’ and SN54AS’ families are characterized for operation over the full military temperature range
of –55°C to 125°C. The SN74ALS’ and SN74AS’ families are characterized for operation from 0°C to 70°C.
for the -1 versions is increased to 48 mA. There are no -1 versions of the
OL
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
BUS A
3 21 1 23 2 22 1 23 2 22321
OEAB
OEBA
LL
CLKABXCLKBAXSABXSBA
REAL-TIME TRANSFER
BUS B TO BUS A
BUS A
BUS B
OEAB OEBA
L
BUS B
BUS A
HH
BUS A
BUS B
CLKABXCLKBAXSABLSBA
X
REAL-TIME TRANSFER
BUS A TO BUS B
BUS B
3 21 23 2 22 3 21 1 2 22
OEAB
Pin numbers are for the DW, JT, and NT packages.
OEBA
X
L
L
H
X
H
1
CLKAB CLKBAXSABXSBA
↑
XX
STORAGE FROM
A, B, OR A AND B
↑
↑↑
Figure 1. Bus-Management Functions
OEAB OEBA
X
X
X
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
X
H L H or L H H
23
CLKAB CLKBA SAB SBA
H or L
TRANSFER STORED DA TA
TO A AND/OR B
3
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
OPERATION OR FUNCTION
OPERATION OR FUNCTION
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
FUNCTION TABLES
SN54ALS653, SN54AS651,
SN74ALS651A, SN74ALS653, SN74AS651
INPUTS
OEAB OEBA CLKAB CLKBA SAB SBA A1–A8 B1–B8
L H H or L H or L X X Input Input Isolation
L H ↑↑X X Input Input Store A and B data
X H ↑ H or L X X Input Unspecified
H H ↑↑X
L X H or L ↑ X X Unspecified
L L ↑↑XX
L L X X X L Output Input Real-time B data to A bus
L L X H or L X H Output Input Stored B data to A bus
H H X X L X Input Output Real-time A data to B bus
H H H or L X H X Input Output Stored A data to B bus
H L H or L H or L H H Output Output
†
The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always
enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
‡
Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered to load both registers.
‡
X Input Output Store A in both registers
‡
DATA I/O
‡
Output Input Store B in both registers
†
‡
Input Hold A, store B
Store A, hold B
Stored A data to B bus and
stored B
data to A bus
SN54ALS652, SN54AS652,
SN74ALS652A, SN74ALS654, SN74AS652
INPUTS
OEAB OEBA CLKAB CLKBA SAB SBA A1–A8 B1–B8
L H H or L H or L X X Input Input Isolation
L H ↑↑X X Input Input Store A and B data
X H ↑ H or L X X Input Unspecified
H H ↑↑X
L X H or L ↑ X X Unspecified
L L ↑↑XX
L L X X X L Output Input Real-time B data to A bus
L L X H or L X H Output Input Stored B data to A bus
H H X X L X Input Output Real-time A data to B bus
H H H or L X H X Input Output Stored A data to B bus
H L H or L H or L H H Output Output
†
The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always
enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
‡
Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered to load both registers.
‡
X Input Output Store A in both registers
‡
DATA I/O
‡
Output Input Store B in both registers
†
‡
Input Hold A, store B
Store A, hold B
Stored A data to B bus and
stored B data to A bus
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
logic symbols
SBA
SAB
A1
A2
A3
A4
A5
A6
A7
A8
21
3
23
22
1
2
4
5
6
7
8
9
10
11
OEBA
OEAB
CLKBA
CLKAB
†
SN54AS651,
SN74ALS651A, SN74AS651
EN1 [BA]
EN2 [AB]
C4
G5
C6
G7
4D
5
≥1
1
6D ≥1
5
1
7
7
1
2
20
19
18
17
16
15
14
13
B1
B2
B3
B4
B5
B6
B7
B8
OEBA
OEAB
CLKBA
SBA
CLKAB
SAB
A1
A2
A3
A4
A5
A6
A7
A8
21
3
23
22
1
2
4
5
6
7
8
9
10
11
SN54ALS652, SN54AS652,
SN74ALS652A, SN74AS652
EN1 [BA]
EN2 [AB]
C4
G5
C6
G7
4D
5
≥1
1
6D ≥1
5
1
7
7
1
2
20
19
18
17
16
15
14
13
B1
B2
B3
B4
B5
B6
B7
B8
SN54ALS653, SN74ALS653 SN74ALS654
SBA
SAB
A1
A2
A3
A4
A5
A6
A7
A8
21
3
23
22
1
2
4
5
6
7
8
9
10
11
EN1 [BA]
EN2 [AB]
C4
G5
C6
G7
5
≥1
1
5
7
6D ≥1
7
1
20
19
18
17
16
15
14
13
B1
B2
B3
B4
B5
B6
B7
B8
4D
1
2
OEBA
OEAB
CLKBA
CLKAB
†
These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.
OEBA
OEAB
CLKBA
CLKAB
SBA
SAB
A1
A2
A3
A4
A5
A6
A7
A8
21
3
23
22
1
2
4
5
6
7
8
9
10
11
EN1 [BA]
EN2 [AB]
C4
G5
C6
G7
5
≥1
1
5
7
6D ≥1
7
1
20
19
18
17
16
15
14
13
B1
B2
B3
B4
B5
B6
B7
B8
4D
1
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
logic diagrams (positive logic)
SBA
SAB
21
3
23
22
1
2
SN54ALS653, SN54AS651,
SN74ALS651A, SN74ALS653, SN74AS651
OEBA
OEAB
CLKBA
CLKAB
A1
OEBA
OEAB
CLKBA
SBA
CLKAB
SAB
4
21
3
23
22
1
2
One of Eight Channels
1D
C1
To Seven Other Channels
SN54ALS652, SN54AS652,
SN74ALS652A, SN74ALS654, SN74AS652
C1
1D
20
B1
One of Eight Channels
4
A1
1D
C1
Pin numbers shown are for the DW, JT, and NT packages.
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
To Seven Other Channels
C1
1D
20
B1
UNIT
IOLL
t
A
twPulse duration
ns
UNIT
IOLL
t
A
twPulse duration
ns
SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F – DECEMBER 1983 – REVISED OCTOBER 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
Input voltage, V
Operating free-air temperature range, T
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
: Control inputs 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
I/O ports 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
: SN54ALS652 –55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
A
SN74ALS651A, SN74ALS652A 0°C to 70°C. . . . . . . . . . . . . . . . .
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
recommended operating conditions
SN74ALS651A
MIN NOM MAX
V
CC
V
IH
V
IL
I
OH
f
clock
t
su
t
h
T
A
‡
Applies only to the SN74ALS651A-1 and only if VCC is maintained between 4.75 V and 5.25 V
Supply voltage 4.5 5 5.5 V
High-level input voltage 2 V
Low-level input voltage 0.8 V
High-level output current –15 mA
ow-level output curren
Clock frequency 0 40 MHz
CLKBA or CLKAB high 12.5
CLKBA or CLKAB low 12.5
Setup time before CLKAB↑ or CLKBA↑ A or B 10 ns
Hold time after CLKAB↑ or CLKBA↑ A or B 0 ns
Operating free-air temperature 0 70 °C
48
24
m
‡
†
recommended operating conditions
SN54ALS652 SN74ALS652A
MIN NOM MAX MIN NOM MAX
V
CC
V
IH
V
IL
I
OH
f
clock
t
su
t
h
T
A
‡
Applies only to the SN74ALS652A-1 and only if VCC is maintained between 4.75 V and 5.25 V
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
High-level input voltage 2 2 V
Low-level input voltage 0.7 0.8 V
High-level output current –12 –15 mA
ow-level output curren
Clock frequency 0 35 0 40 MHz
CLKBA or CLKAB high 14.5 12.5
CLKBA or CLKAB low 14.5 12.5
Setup time before CLKAB↑ or CLKBA↑ A or B 15 10 ns
Hold time after CLKAB↑ or CLKBA↑ A or B 5 0 ns
Operating free-air temperature –55 125 0 70 °C
12 24
48
m
‡
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
7
Loading...