Texas Instruments SMQ320LC31PQM40 Datasheet
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
D
–55°C to 125°C Operating Temperature
Range, QML Processing
D
Processed to MIL-PRF-38535 (QML)
D
SMD Approval for 40- and 50-MHz Versions
D
High-Performance Floating-Point Digital
Signal Processor (DSP):
– SMJ320C31-50 (5 V)
40-ns Instruction Cycle Time
275 Million Operations Per Second
(MOPS), 50 Million Floating-Point
Operations Per Second (MFLOPS),
25 Million Instructions Per Second
(MIPS)
– SMJ320C31-40 (5 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
– SMJ320LC31-40 (3.3 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
– SMQ320LC31-40 (3.3 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
D
32-Bit High-Performance CPU
D
16-/32-Bit Integer and 32-/40-Bit
Floating-Point Operations
D
32-Bit Instruction and Data Words, 24-Bit
Addresses
D
Two 1K Word × 32-Bit Single-Cycle
Dual-Access On-Chip RAM Blocks
D
Boot-Program Loader
D
64-Word × 32-Bit Instruction Cache
D
Eight Extended-Precision Registers
D
T wo Address Generators With Eight
Auxiliary Registers and Two Auxiliary
Register Arithmetic Units (ARAUs)
D
Two Low-Power Modes
D
On-Chip Memory-Mapped Peripherals:
– One Serial Port Supporting
8-/16-/24-/32-Bit Transfers
– Two 32-Bit Timers
– One-Channel Direct Memory Access
(DMA) Coprocessor for Concurrent I/O
and CPU Operation
D
Fabricated Using 0.7 µm Enhanced
Performance Implanted CMOS (EPIC)
Technology by Texas Instruments (TI)
D
Two- and Three-Operand Instructions
D
40 / 32-Bit Floating-Point /Integer Multiplier
and Arithmetic Logic Unit (ALU)
D
Parallel ALU and Multiplier Execution in a
Single Cycle
D
Block-Repeat Capability
D
Zero-Overhead Loops With Single-Cycle
Branches
D
Conditional Calls and Returns
D
Interlocked Instructions for
Multiprocessing Support
D
Bus-Control Registers Configure
Strobe-Control Wait-State Generation
D
Validated Ada Compiler
D
Integer, Floating-Point, and Logical
Operations
D
32-Bit Barrel Shifter
D
One 32-Bit Data Bus (24-Bit Address)
D
Packaging
– 132-Lead Ceramic Quad Flatpack With
Nonconductive Tie-Bar (HFG Suffix)
– 141-Pin Ceramic Staggered Pin
Grid- Array Package (GFA Suffix)
– 132-Lead TAB Frame
– 132-Lead Plastic Quad Flatpack
(PQ Suffix)
description
The SMJ320C31, SMJ320LC31, and SMQ320LC31 digital signal processors (DSPs) are 32-bit, floating-point
processors manufactured in 0.72-µm triple-level-metal CMOS technology. The devices are part of the
SMJ320C3x generation of DSPs from Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
EPIC and TI are trademarks of Texas Instruments Incorporated.
Copyright 1999, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
2
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
description (continued)
The SMJ320C3x internal busing and special digital-signal-processing instruction set have the speed and
flexibility to execute up to 50 MFLOPS. The SMJ320C3x optimizes speed by implementing functions in
hardware that other processors implement through software or microcode. This hardware-intensive approach
provides performance previously unavailable on a single chip.
The SMJ320C3x can perform parallel multiply and ALU operations on integer or floating-point data in a single
cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs,
internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time.
High performance and ease of use are results of these features.
General-purpose applications are greatly enhanced by the large address space, multiprocessor interface,
internally and externally generated wait states, one external interface port, two timers, one serial port, and
multiple-interrupt structure. The SMJ320C3x supports a wide variety of system applications from host processor
to dedicated coprocessor.
High-level-language support is easily implemented through a register-based architecture, large address space,
powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
3
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
TA PACKAGE
(TOP VIEW)
TB PACKAGE
(TOP VIEW)
Die Face Up
Tab Leads Up
132
1
100
99
66
67
33
34
Die Face Up
Tab Leads Up
100
99
66
67
132
1
33
34
B
18
16
14
12
10
8
6
4
2
19
17
15
13
11
9
7
5
3
1
DFHKMPTV
141-PIN GFA STAGGERED GRID ARRAY
PACKAGE
(BOTTOM VIEW)
ACEGJLNRUW
132-PIN HFG QUAD FLATPACK
(TOP VIEW)
100
991
132
66
34
6733
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
4
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
SMQ320LC31 pinout (top view)
The SMQ320LC31 device is also packaged in a132-pin plastic quad flatpack (PQ Suffix). The full part numbers
are SMQ320LC31PQM40 and 5962-9760601NXB.
D0
H1
A7
A5
V
DD
A4
A2
A1
A0
V
SS
D31
V
DD
V
DD
D30
V
SS
V
SS
D29
D28
V
DD
D27
V
SS
D26
D25
D24
D23
D22
D21 V
SS
X2/CLKIN
HOLDA
HOLD
V
DD
RDY
STRB
R/W
RESET
XF0
V
DD
XF1
IACK
INT0
V
SS
V
SS
V
DD
V
DD
INT2
INT3
DR0
V
SS
FSR0
CLKR0
CLKX0
V
SS
FSX0
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
36
50
49
48
47
46
45
44
43
42
41
40
39
38
37
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
DD
V
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
SSVSS
V
51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 80 81 82 83
DDVDD
V
A22
A23
MCBL/MP
EMU2
EMU1
EMU0
EMU3
TCLK1
SHZ
DD
V
D18
D16
D15
D14
D13
D12
D11
D9
D10
D7
D6
D5D4D3
DDVDD
V
D8
SS
V
H3
79
A9
V
SS
A6
V
SS
V
DD
D20
A10D19
D2
D1
V
DD
DX0
INT1
X1
SS
V
A11
DD
V
SS
V
TCLK0SSVSSV
V
SS
V
SS
SS
V
D17
SS
V
DD
V
SS
V
SSVSS
V
DD
V
DD
V
PQ PACKAGE
(TOP VIEW)
A8
A3
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
5
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
Terminal Assignments
PIN PIN
NUMBER NUMBER
PQ
PKG
HFG
PKG
GFA
PKG
NAME
PQ
PKG
HFG
PKG
GFA
PKG
NAME
29 12 L1 A0 64 47 W9 D10
28 11 K2 A1 63 46 U9 D11
27 10 J1 A2 62 45 V8 D12
26 9 J3 A3 60 43 W7 D13
25 8 G1 A4 58 41 U7 D14
23 6 F2 A5 56 39 V6 D15
22 5 E1 A6 55 38 W5 D16
21 4 E3 A7 54 37 U5 D17
20 3 D2 A8 53 36 V4 D18
18 1 C1 A9 52 35 W3 D19
16 131 C3 A10 50 33 U3 D20
14 129 B2 A11 48 31 V2 D21
13 128 A1 A12 47 30 W1 D22
12 127 C5 A13 46 29 R3 D23
11 126 B4 A14 45 28 T2 D24
10 125 A3 A15 44 27 U1 D25
9 124 C7 A16 43 26 N3 D26
8 123 B6 A17 41 24 P2 D27
7 122 C9 A18 39 22 R1 D28
5 120 B8 A19 38 21 L3 D29
2 117 A7 A20 34 17 M2 D30
1 116 A9 A21 31 14 N1 D31
130 113 B10 A22 108 91 C19 DR0
129 112 A11 A23 116 99 C17 DX0
111 94 E17 CLKR0 124 107 B14 EMU0
112 95 A19 CLKX0 125 108 A13 EMU1
80 63 W19 D0 126 109 B12 EMU2
79 62 V16 D1 123 106 A15 EMU3
78 61 W17 D2 110 93 D18 FSR0
77 60 U13 D3 114 97 B18 FSX0
76 59 V14 D4 81 73 P18 HOLD
75 58 W15 D5 82 72 R19 HOLDA
73 56 U1 1 D6 90 64 V18 H1
72 55 V12 D7 89 65 U17 H3
68 51 W11 D8 99 82 H18 IACK
67 50 V10 D9 100 83 J17 INT0
†
CVSS, V
SSL
, and IVSS are on the same plane.
‡
AVDD, DVDD, CVDD, and PVDD are on the same plane.
§
V
SUBS
connects to die metallization. Tie this pin to clean ground.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
6
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
Terminal Assignments (Continued)
PIN PIN
NUMBER NUMBER
PQ
PKG
HFG
PKG
GFA
PKG
NAME
PQ
PKG
HFG
PKG
GFA
PKG
NAME
103 86 E19 INT1 30 18 P4 V
SSL
†
106 89 F18 INT2 35 19 T10 V
SSL
†
107 90 G17 INT3 36 20 K4 DV
SS
127 110 C11 MCBL/MP 37 25 T4 IV
SS
†
92 77 L19 R/W 42 34 G3 DV
SS
95 75 N17 RDY 51 40 K16 CV
SS
†
94 78 K18 RESET 57 44 T8 IV
SS
†
118 101 A17 SHZ 61 52 T12 DV
SS
93 76 M19 STRB 69 53 R11 V
SSL
†
120 103 B16 TCLK0 70 54 J15 V
SSL
†
105 C15 TCLK1 71 67 W13 DV
SS
121 G5 AV
DD
‡
84 68 D10 CV
SS
†
6 130 E7 AV
DD
‡
85 69 D16 IV
SS
†
15 7 E5 AV
DD
‡
86 84 T16 DV
SS
24 15 N5 V
DDL
101 85 D12 V
SSL
†
32 16 R5 V
DDL
102 92 F16 CV
SS
†
33 23 H4 DV
DD
‡
109 96 H16 IV
SS
†
40 32 J5 DV
DD
‡
113 100 D14 V
SUBS
§
49 42 T14 DV
DD
‡
117 102 U15 DV
SS
59 48 R7 V
DDL
119 111 C13 CV
SS
†
65 49 R9 V
DDL
128 71 T18 X1
66 57 R13 DV
DD
‡
88 70 U19 X2/CLKIN
74 66 R15 DV
DD
‡
87 79 J19 XF0
83 74 P16 CV
DD
‡
96 81 G19 XF1
91 80 N15 CV
DD
‡
98 F6 No Connect
97 87 G15 V
DDL
D4 DV
SS
104 88 E15 V
DDL
N19 DV
SS
105 98 L15 PV
DD
‡
R17 DV
SS
115 104 E9 PV
DD
‡
L17 DV
SS
121 114 E13 V
DDL
M16 DV
SS
131 115 E11 V
DDL
D6 DV
SS
132 118 L5 V
SSL
†
A5 DV
SS
3 119 H2 DV
SS
D8 DV
SS
4 132 M4 CV
SS
†
17 2 F4 DV
SS
19 13 T6 CV
SS
†
†
CVSS, V
SSL
, and IVSS are on the same plane.
‡
AVDD, DVDD, CVDD, and PVDD are on the same plane.
§
V
SUBS
connects to die metallization. Tie this pin to clean ground.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
7
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
Terminal Functions
TERMINAL
CONDITIONS
NAME QTY
TYPE
†
DESCRIPTION
WHEN
SIGNAL IS Z TYPE
‡
PRIMARY-BUS INTERFACE
D31–D0 32 I/O/Z 32-bit data port S H R
A23–A0 24 O/Z 24-bit address port S H R
R/W 1 O/Z
Read/write. R/W is high when a read is performed and low when a write is performed
over the parallel interface.
S H R
STRB 1 O/Z External-access strobe S H
RDY 1 I
Ready. RDY indicates that the external device is prepared for a transaction
completion.
HOLD 1 I
Hold. When HOLD is a logic low, any ongoing transaction is completed. A23 –A0,
D31–D0, STRB
, and R/W are placed in the high-impedance state and all transac-
tions over the primary-bus interface are held until HOLD
becomes a logic high or until
the NOHOLD bit of the primary-bus-control register is set.
HOLDA 1 O/Z
Hold acknowledge. HOLDA is generated in response to a logic low on HOLD. HOLDA
indicates that A23–A0, D31–D0, STRB, and R/W are in the high-impedance state
and that all transactions over the bus are held. HOLDA
is high in response to a logic
high of HOLD
or the NOHOLD bit of the primary-bus-control register is set.
S
CONTROL SIGNALS
RESET 1 I
Reset. When RESET is a logic low, the device is in the reset condition. When RESET
becomes a logic high, execution begins from the location specified by the reset vector.
INT3–INT0 4 I External interrupts
IACK 1 O/Z
Interrupt acknowledge. IACK is generated by the IACK instruction. IACK can be used
to indicate the beginning or the end of an interrupt-service routine.
S
MCBL/MP 1 I Microcomputer boot-loader/microprocessor mode-select
SHZ 1 I
Shutdown high impedance. When active, SHZ shuts down the device and places all
pins in the high-impedance state. SHZ
is used for board-level testing to ensure that
no dual-drive conditions occur. CAUTION: A low on SHZ
corrupts the device memory
and register contents. Reset the device with SHZ
high to restore it to a known
operating condition.
XF1, XF0 2 I/O/Z
External flags. XF1 and XF0 are used as general-purpose I/Os or to support
interlocked processor instruction.
S R
SERIAL PORT 0 SIGNALS
CLKR0 1 I/O/Z Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver. S R
CLKX0 1 I/O/Z
Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0
transmitter.
S R
DR0 1 I/O/Z Data-receive. Serial port 0 receives serial data on DR0. S R
DX0 1 I/O/Z Data-transmit output. Serial port 0 transmits serial data on DX0. S R
FSR0 1 I/O/Z
Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive
process using DR0.
S R
FSX0 1 I/O/Z
Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit
process using DX0.
S R
TIMER SIGNALS
TCLK0 1 I/O/Z
Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an
output, TCLK0 outputs pulses generated by timer 0.
S
TCLK1 1 I/O/Z
Timer clock 1. As an input, TCLK0 is used by timer 1 to count external pulses. As an
output, TCLK1 outputs pulses generated by timer 1.
S
†
I = input, O = output, Z = high-impedance state
‡
S = SHZ
active, H = HOLD active, R = RESET active
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
8
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
Terminal Functions (Continued)
TERMINAL
CONDITIONS
NAME QTY
TYPE
†
DESCRIPTION
WHEN
SIGNAL IS Z TYPE
‡
SUPPLY AND OSCILLATOR SIGNALS
H1 1 O/Z External H1 clock. H1 has a period equal to twice CLKIN. S
H3 1 O/Z External H3 clock. H3 has a period equal to twice CLKIN. S
V
DD
20 I
5-V supply for ’C31 devices and 3.3-V supply for ’LC31 devices. All must be
connected to a common supply plane.
§
V
SS
25 I Ground. All grounds must be connected to a common ground plane.
X1 1 O
Output from the internal-crystal oscillator . If a crystal is not used, X1 should be left
unconnected.
X2/CLKIN 1 I Internal-oscillator input from a crystal or a clock
RESERVED
¶
EMU2–EMU0 3 I Reserved for emulation. Use pullup resistors to V
DD
EMU3 1 O/Z Reserved for emulation S
†
I = input, O = output, Z = high-impedance state
‡
S = SHZ
active, H = HOLD active, R = RESET active
§
Recommended decoupling capacitor value is 0.1 µF.
¶
Follow the connections specified for the reserved pins. Use 18-kΩ–22-kΩ pullup resistors for best results. All VDD supply pins must be connected
to a common supply plane, and all ground pins must be connected to a common ground plane.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
9
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
functional block diagram
24
Boot
Loader
Cache
(64
× 32)
RAM
Block 0
(1K
× 32)
RAM
Block 1
(1K × 32)
RDY
HOLD
HOLDA
STRB
R/W
D31–D0
A23–A0
RESET
IR
PC
CPU1
REG1
REG2
MUX
40
32
32
32
32
32
32
32
24
24
24
24
BK
ARAU0 ARAU1
DISP0, IR0, IR1
Extended-
Precision
Registers
(R7–R0)
Auxiliary
Registers
(AR0–AR7)
Other
Registers
(12)
40
40
40
40
Multiplier
32-Bit
Barrel
Shifter
ALU
DMA Controller
Global-Control
Register
Source-Address
Register
Destination-
Address
Register
Serial Port 0
Serial-Port-Control
Register
Receive/Transmit
(R/X) Timer Register
Data-Transmit
Register
Data-Receive
Register
FSX0
DX0
CLKX0
FSR0
DR0
CLKR0
Timer 0
Global-Control
Register
Timer-Period
Register
Timer-Counter
Register
TCLK0
Timer 1
Global-Control
Register
Timer-Period
Register
Timer-Counter
Register
TCLK1
Port Control
STRB
-Control
Register
Transfer-
Counter
Register
PDATA Bus
PADDR Bus
DDATA Bus
DADDR1 Bus
DADDR2 Bus
DMADATA Bus
DMAADDR Bus
24
40
32
32
24
24
32
INT(3–0)
IACK
MCBL/MP
XF(1,0)
VDD(19–0)
VSS(24–0)
X1
X2/CLKIN
H1
H3
EMU(3–0)
32 24 24
24 2432 32 32
CPU2
32 32 40 40
MUX
Controller
Peripheral Data Bus
Peripheral Address Bus
CPU1
REG1
REG2
MUX
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
10
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
memory map
†
Peripheral Bus
Memory-Mapped Registers
(6K Words Internal)
Reset, Interrupt, Trap V ector, and
Reserved Locations (64)
(External STRB
Active)
0h
03Fh
040h
External
STRB
Active
(8M Words – 64 Words)
7FFFFFh
Reserved
(32K Words)
800000h
807FFFh
808000h
8097FFh
RAM Block 0
(1K Words Internal)
809800h
809BFFh
809C00h
809FFFh
80A000h
External
STRB
Active
(8M Words – 40K Words)
FFFFFFh
0h
FFFh
1000h
7FFFFFh
Reserved
(32K Words)
800000h
807FFFh
Peripheral Bus
Memory-Mapped Registers
(6K Words Internal)
808000h
8097FFh
RAM Block 0
(1K Words Internal)
809800h
809BFFh
809C00h
809FFFh
80A000h
External
STRB
Active
(8M Words –
40K Words)
FFFFFFh
Boot 1
Boot 2
400000h
RAM Block 1
(1K Words – 63 Words Internal)
809FC0h
809FC1h
User-Program Interrupt
and Trap Branches
(63 Words Internal)
Boot 3
FFF000h
External
STRB
Active
(8M Words –
4K Words)
Reserved for Boot-Loader
Operations
(a) Microprocessor Mode
(b) Microcomputer/Boot-Loader Mode
RAM Block 1
(1K Words Internal)
†
Figure 1 depicts the memory map for the SMJ320C31. See the
TMS320C3x Users Guide
(literature number SPRU031) for a detailed description
of this memory mapping.
Figure 1. SMJ320C31 Memory Map
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
11
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
memory map (continued)
TINT0
Reserved
TINT0
TINT1
DINT
Reserved
TRAP 0
TRAP 27
Reserved
Reset
00h
INT0
809FC1h
INT1
01h
INT1
809FC2h
INT2
02h
INT2
809FC3h
INT3
03h
INT3
809FC4h
XINT0
04h
XINT0
809FC5h
RINT0
06h
RINT0
809FC6h
07h
Reserved
809FC7h
809FC8h
08h
09h
809FC9h
0Ah
TINT1
809FCAh
0Bh
DINT
809FCBh
0Ch
Reserved
809FDFh
1Fh
809FCCh
20h TRAP 0
809FE0h
3Bh TRAP 27809FFBh
3Ch
Reserved
809FFFh
3Fh
809FFCh
(a) Microprocessor Mode (b) Microcomputer/Boot-Loader Mode
INT0
05h
Figure 2. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
12
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
memory map (continued)
FSX/DX/CLKX Serial Port Control
FSR/DR/CLKR Serial Port Control
Serial R/X Timer Control
Serial R/X Timer Counter
Serial R/X Timer Period Register
Data-Transmit
Data-Receive
Primary-Bus Control
DMA Global Control
DMA Source Address
DMA Destination Address
DMA Transfer Counter
Timer 0 Global Control
Timer 0 Counter
Timer 0 Period Register
Timer 1 Global Control
Timer 1 Counter
Timer 1 Period Register
Serial Global Control
808000h
808004h
808006h
808008h
808020h
808024h
808028h
808030h
808034h
808038h
808040h
808042h
808043h
808044h
808045h
808046h
808048h
80804Ch
808064h
†
Shading denotes reserved address locations
Figure 3. Peripheral Bus Memory-Mapped Registers
†
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
13
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
absolute maximum ratings over specified temperature range (unless otherwise noted)
†
’C31 ’LC31
Supply voltage, V
DD
(see Note 1) –0.3 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 5 V. . . . . . . . . .
Input voltage, V
I
–0.3 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 5 V. . . . . . . . . .
Output voltage, V
O
–0.3 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 5 V. . . . . . . . . .
Continuous power dissipation (worst case) (see Note 2) 1.7 W. . . . . . . . . . . . . . . . . .
(for SMJ320C31-33)
850 mW. . . . . . . . . . . . . .
(for SMJ320LC31-33)
Operating free-air temperature, T
A
–55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . – –55°C to 125°C. . . . . .
Storage temperature, T
stg
– 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C. . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to VSS.
2. Actual operating power is less. This value was obtained under specially produced worst-case test conditions for the TMS320C31-33
and the TMS320LC31-33, which are not sustained during normal device operation. These conditions consist of continuous parallel
writes of a checkerboard pattern to both primary and extension buses at the maximum rate possible. See normal (ICC) current
specification in the electrical characteristics table and also read
Calculation of TMS320C30 Power Dissipation Application Report
(literature number SPRA020)
.
recommended operating conditions (see Note 3)
’C31 ’LC31
MIN NOM MAX MIN NOM MAX
UNIT
V
DD
Supply voltage (DVDD, etc.)
’320C31-40
’320C31-50
’320LC31-40
4.75
4.75
5
5
5.25
5.25
3.13 3.3 3.47
V
V
SS
Supply voltage (CVSS, etc.) 0 0 V
High-level input voltage (except RESET) 2.1 VDD+ 0.3* 1.8 VDD+ 0.3* V
V
IH
High-level input voltage (RESET) 2.2 VDD+ 0.3* 2.2 VDD+ 0.3* V
V
IL
Low-level input voltage – 0.3* 0.8 – 0.3* 0.6 V
I
OH
High-level output current – 300 – 300 µA
I
OL
Low-level output current 2 2 mA
T
A
Operating free-air temperature –55 125 –55 125 °C
V
TH
High-level input voltage for CLKIN 3.0 VDD+ 0.3* 2.5 VDD+ 0.3* V
* This parameter is not production tested.
NOTE 3: All voltage values are with respect to VSS. All input and output voltage levels are TTL-compatible. CLKIN can be driven by a CMOS
clock.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
14
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)
(see Note 3)
†
’C31 ’LC31
PARAMETER
TEST CONDITIONS
MIN TYP‡MAX MIN TYP‡MAX
UNIT
V
OH
High-level output voltage VDD = MIN, IOH = MAX 2.4 3 2 V
V
OL
Low-level output voltage VDD = MIN, IOH = MAX 0.3 0.6 0.4 V
I
Z
High-impedance current VDD = MAX – 20 + 20 – 20 + 20 µA
I
I
Input current VI = VSS to V
DD
– 10 + 10 – 10 + 10 µA
I
IP
Input current (with internal
pullup)
Inputs with internal pullups
§
– 600 20 – 600 10 µA
I
Supply current
¶#
TA = 25°C,
fx = 40 MHz
’C31-40
’LC31-40
160 400 150 300
mA
CC
y
V
DD
=
MAX
fx = 50 MHz ’C31-50 200 425
I
DD
Supply current Standby, IDLE2 Clocks shut off 50 20 µA
Input
All inputs except CLKIN 15* 15*
p
C
i
capacitance
CLKIN
25 25
pF
C
o
Output capacitance 20* 20* pF
†
All input and output voltage levels are TTL compatible.
‡
For ’C31, all typical values are at VDD = 5 V, TA = 25°C. For ’LC31, all typical values are at VDD = 3.3 V, TA = 25°C.
§
Pins with internal pullup devices: INT3
–INT0, MCBL/MP.
¶
Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which
are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary
and expansion buses at the maximum rate possible. See
Calculation of TMS320C30 Power Dissipation Application Report
(literature number
SPRA020).
#
fx is the input clock frequency.
* This parameter is not production tested.
NOTE 3: All voltage values are with respect to VSS. All input and output voltage levels are TTL-compatible. CLKIN can be driven by a CMOS
clock.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
15
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
Tester Pin
Electronics
V
Load
I
OL
C
T
I
OH
Output
Under
Test
Where: I
OL
= 2 mA (all outputs)
I
OH
= 300 µA (all outputs)
V
LOAD
= Selected to emulate 50-Ω termination (typical value = 1.54 V).
C
T
= 80-pF typical load-circuit capacitance
Figure 4. SMJ320C31 Test Load Circuit
signal transition levels for ’C31 (see Figure 5 and Figure 6)
TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V .
Output transition times are specified as follows:
D
For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be
no longer high is 2 V and the level at which the output is said to be low is 1 V.
D
For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at
which the output is said to be high is 2 V.
0.6 V
1 V
2 V
2.4 V
Figure 5. TTL-Level Outputs
Transition times for TTL-compatible inputs are specified as follows:
D
For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is
2.1 V and the level at which the input is said to be low is 0.8 V.
D
For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is
0.8 V and the level at which the input is said to be high is 2.1 V.
0.8 V
2.1 V
Figure 6. TTL-Level Inputs
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
16
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
Tester Pin
Electronics
V
Load
I
OL
C
T
I
OH
Output
Under
Test
Where: I
OL
= 2 mA (all outputs)
I
OH
= 300 µA (all outputs)
V
LOAD
= 2.15 V
C
T
= 80-pF typical load-circuit capacitance
Figure 7. SMJ320LC31 Test Load Circuit
signal transition levels for ’LC31 (see Figure 8 and Figure 9)
Outputs are driven to a minimum logic-high level of 2 V and to a maximum logic-low level of 0.4 V. Output
transition times are specified as follows:
D
For a high-to-low transition on an output signal, the level at which the output is said to be no longer high
is 2 V and the level at which the output is said to be low is 1 V.
D
For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at
which the output is said to be high is 2 V.
0.4 V
0.6 V
2 V
1.8 V
Figure 8. ’LC31 Output Levels
Transition times for inputs are specified as follows:
D
For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is
1.8 V and the level at which the input is said to be low is 0.6 V.
D
For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is
0.6 V and the level at which the input is said to be high is 1.8 V.
0.6 V
1.8 V
Figure 9. ’LC31 Input Levels
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
17
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
timing parameter symbology
Timing parameter symbols used herein were created in accordance with JEDEC Standard 100-A. In order to
shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows,
unless otherwise noted:
A A23–A0 H H1 and H3
ASYNCH Asynchronous reset signals HOLD HOLD
C CLKX0 HOLDA HOLDA
CI CLKIN IACK IACK
CLKR CLKR0 INT INT3–INT0
CONTROL Control signals RDY RDY
D D31–D0 R W R/W
DR DR RESET RESET
DX DX S STRB
FS FSX/R SCK CLKX/R
FSX FSX0 SHZ SHZ
FSR FSR0 TCLK TCLK0, TCLK1, or TCLKx
GPI General-purpose input XF XF0, XF1, or XFx
GPIO General-purpose input/output; peripheral pin XFIO XFx switching from input to output
GPO General-purpose output
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026B– APRIL 1998 – REVISED APRIL 1999
18
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
timing
Timing specifications apply to the SMJ320C31 and SMJ320LC31.
X2/CLKIN, H1, and H3 timing
The following table defines the timing parameters for the X2/CLKIN, H1, and H3 interface signals.
timing parameters for X2/CLKIN, H1, H3 (see Figure 10, Figure 11, Figure 12, and Figure 13)
NO.
’C31-40
’LC31-40
’C31-50
UNIT
MIN MAX MIN MAX
1 t
f(CI)
Fall time, CLKIN 5* 5* ns
2 t
w(CIL)
Pulse duration, CLKIN low t
c(CI)
= min 9 7 ns
3 t
w(CIH)
Pulse duration, CLKIN high t
c(CI)
= min 9 7 ns
4 t
r(CI)
Rise time, CLKIN 5* 5* ns
5 t
c(CI)
Cycle time, CLKIN 25 303 20 303 ns
6 t
f(H)
Fall time, H1 and H3 3 3 ns
7 t
w(HL)
Pulse duration, H1 and H3 low P–5
†
P–5
†
ns
8 t
w(HH)
Pulse duration, H1 and H3 high P–6
†
P–6
†
ns
9 t
r(H)
Rise time, H1 and H3 3 3 ns
10 t
d(HL-HH)
Delay time. from H1 low to H3 high or from H3 low to H1 high 0 4 0 4 ns
11 t
c(H)
Cycle time, H1 and H3 50 606 40 606 ns
†
P = t
c(CI)
* This parameter is not production tested.
1
4
X2/CLKIN
3
5
2
Figure 10. Timing for X2/CLKIN
Loading...