INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
∙The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
∙The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
∙The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HCU04
Hex inverter
Product specification |
|
September 1993 |
|||||
File under Integrated Circuits, IC06 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Philips Semiconductors |
Product specification |
|
|
|
|
Hex inverter |
74HCU04 |
|
|
|
|
FEATURES
·Output capability: standard
·ICC category: SSI
GENERAL DESCRIPTION
The 74HCU04 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A.
The 74HCU04 is a general purpose hex inverter. Each of the six inverters is a single stage
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL |
PARAMETER |
CONDITIONS |
TYP. |
UNIT |
|
|
|
|
|
tPHL/ tPLH |
propagation delay nA to nY |
CL = 15 pF; VCC = 5 V |
5 |
ns |
CI |
input capacitance |
|
3.5 |
pF |
CPD |
power dissipation capacitance per inverter |
note 1 |
10 |
pF |
Note
1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fO) where:
fi = input frequency in MHz
fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in V
å (CL ´ VCC2 ´ fo) = sum of outputs
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
FUNCTION TABLE
INPUT |
OUTPUT |
|
|
nA |
nY |
|
|
L |
H |
H |
L |
|
|
Note
1.H = HIGH voltage level L = LOW voltage level
September 1993 |
2 |
Philips Semiconductors |
|
Product specification |
|
|
|
Hex inverter |
|
74HCU04 |
|
|
|
PIN DESCRIPTION |
|
|
|
|
|
PIN NO. |
SYMBOL |
NAME AND FUNCTION |
|
|
|
1, 3, 5, 9, 11, 13 |
1A to 6A |
data inputs |
2, 4, 6, 8, 10, 12 |
1Y to 6Y |
data outputs |
7 |
GND |
ground (0 V) |
14 |
VCC |
positive supply voltage |
Fig.1 Pin configuration. |
|
Fig.2 Logic symbol. |
|
Fig.3 IEC logic symbol. |
|
|
|
|
|
Fig.4 Functional diagram.
Fig.5 Schematic diagram (one inverter).
September 1993 |
3 |