Philips 74HCT73DB, 74HCT73D, 74HCT73U, 74HCT73N, 74HC73U Datasheet
...
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
∙The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
∙The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
∙The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT73
Dual JK flip-flop with reset; negative-edge trigger
Product specification |
|
December 1990 |
|||||
File under Integrated Circuits, IC06 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Philips Semiconductors |
Product specification |
|
|
|
|
Dual JK flip-flop with reset; negative-edge trigger |
74HC/HCT73 |
|
|
|
|
FEATURES
·Output capability: standard
·ICC category: flip-flops
GENERAL DESCRIPTION
The 74HC/HCT73 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
The 74HC/HCT73 are dual negative-edge triggered JK-type flip-flops featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary Q and Q outputs.
The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.
The reset (nR) is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the Q output LOW and the Q output HIGH.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
SYMBOL |
|
|
|
|
|
|
|
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
HC |
HCT |
||||
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|||||||
tPHL/ tPLH |
propagation delay |
CL = 15 pF; VCC = 5 V |
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
16 |
15 |
ns |
|
nCP |
to nQ |
|
|||||||||
|
|
|
|
|
|
|
|
|
|
16 |
18 |
ns |
|
nCP |
to nQ |
|
|||||||||
|
|
|
|
|
|
|
15 |
15 |
ns |
|||
|
nR |
to nQ, nQ |
|
|||||||||
|
|
|
|
|
|
|||||||
fmax |
maximum clock frequency |
|
77 |
79 |
MHz |
|||||||
CI |
input capacitance |
|
3.5 |
3.5 |
pF |
|||||||
CPD |
power dissipation capacitance per flip-flop |
notes 1 and 2 |
30 |
30 |
pF |
|||||||
Notes
1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
å (CL ´ VCC2 ´ fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2.For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC - 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
December 1990 |
2 |
Philips Semiconductors |
|
|
|
|
|
|
|
|
|
|
|
|
Product specification |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Dual JK flip-flop with reset; negative-edge trigger |
74HC/HCT73 |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PIN DESCRIPTION |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
PIN NO. |
SYMBOL |
NAME AND FUNCTION |
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|||
1, 5 |
|
|
|
|
|
|
|
|
|
|
|
clock input (HIGH-to-LOW, edge-triggered) |
|
1CP, |
2CP |
||||||||||||
2, 6 |
|
|
|
|
|
|
|
|
asynchronous reset inputs (active LOW) |
|
|||
1R, |
2R |
|
|||||||||||
4 |
VCC |
positive supply voltage |
|
||||||||||
11 |
GND |
ground (0 V) |
|
||||||||||
12, 9 |
1Q, 2Q |
true flip-flop outputs |
|
||||||||||
13, 8 |
|
|
|
|
|
complement flip-flop outputs |
|
||||||
1Q, |
2Q |
|
|||||||||||
14, 7, 3, 10 |
1J, 2J, 1K, 2K |
synchronous inputs; flip-flops 1 and 2 |
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Fig.1 Pin configuration. |
|
Fig.2 Logic symbol. |
|
Fig.3 IEC logic symbol. |
|
|
|
|
|
December 1990 |
3 |
Loading...