Philips Semiconductors |
Product specification |
|
|
|
|
Octal registered transceiver, inverting (3-State) |
74ABT2953 |
|
|
|
|
FEATURES
•8-bit registered transceiver
•Independent registers for A and B buses
•Output capability: +64mA/±32mA
•Latch-up protection exceeds 500mA per Jedec Std 17
•ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
•Live insertion/extraction permitted
•Power-up 3-State
•Power-up reset
DESCRIPTION
The 74ABT2953 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.
The 74ABT2953 device is an 8-bit registered inverting transceiver. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable (CEXX) is Low. The data is then present at the 3-State output buffers, but is only accessible when the Output Enable (OEXX) is Low. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.
QUICK REFERENCE DATA
SYMBOL |
|
|
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
|||
|
|
Tamb = 25°C; GND = 0V |
|||||||
|
|
|
|
|
|
|
|
||
tPLH |
Propagation delay |
CL = 50pF; VCC = 5V |
5.0 |
ns |
|||||
|
|
|
|
|
|
||||
tPHL |
CPBA to An or CPAB to Bn |
||||||||
|
|
|
|||||||
CIN |
Input capacitance |
VI = 0V or VCC |
4 |
pF |
|||||
CI/O |
I/O capacitance |
Outputs disabled; |
7 |
pF |
|||||
VO = 0V or VCC |
|||||||||
|
|
|
|
|
|
|
|
||
ICCZ |
Total supply current |
Outputs disabled; VCC =5.5V |
500 |
nA |
ORDERING INFORMATION
PACKAGES |
TEMPERATURE RANGE |
OUTSIDE NORTH AMERICA |
NORTH AMERICA |
DWG NUMBER |
|
|
|
|
|
24-Pin Plastic DIP |
±40°C to +85°C |
74ABT9253 N |
74ABT2953 N |
SOT222-1 |
|
|
|
|
|
24-Pin plastic SO |
±40°C to +85°C |
74ABT2953 D |
74ABT2953 D |
SOT137-1 |
|
|
|
|
|
24-Pin Plastic SSOP Type II |
±40°C to +85°C |
74ABT2953 DB |
74ABT2953 DB |
SOT340-1 |
|
|
|
|
|
24-Pin Plastic TSSOP Type I |
±40°C to +85°C |
74ABT2953 PW |
74ABT2953PW DH |
SOT355-1 |
|
|
|
|
|
PIN CONFIGURATION |
|
|
|
|
PIN DESCRIPTION |
|
|||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
PIN NUMBER |
SYMBOL |
NAME AND FUNCTION |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10, 14 |
|
CPAB / |
Clock input A to B / Clock input |
|
|
|
B7 |
1 |
|
|
|
24 |
VCC |
|
|
|
CPBA |
B to A |
||||
|
|
|
|
|
|
|
|
|
|||||||||
|
|
B6 |
|
|
|
|
|
|
|
|
|||||||
|
|
2 |
|
|
|
23 |
A7 |
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
11, 13 |
|
CEAB / |
Clock enable input A to B / Clock |
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
B5 |
3 |
|
|
|
22 |
A6 |
|
|
|
|
CEBA |
|
enable input B to A |
||
|
|
B4 |
|
|
|
|
|
A5 |
|
|
|
|
|
|
|
||
|
|
4 |
|
|
|
21 |
|
|
16, 17, 18, 19, |
A0 ± A7 |
Data inputs/outputs (A side) |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
B3 |
5 |
|
|
|
20 |
A4 |
|
|
20, 21, 22, 23 |
||||||
|
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
B2 |
|
|
|
|
|
A3 |
|
|
|
|
|
|
|
||
|
|
6 |
|
|
|
19 |
|
|
1, 2, 3, 4, 5, 6, |
B0 ± B7 |
Data outputs/outputs (B side) |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
7, 8 |
||||
|
|
B1 |
7 |
|
|
|
18 |
A2 |
|
|
|
|
|
|
|||
|
|
B0 |
|
|
|
|
|
A1 |
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
8 |
|
|
|
17 |
|
|
9, 15 |
|
OEAB |
/ |
Output enable inputs |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
A0 |
|
|
|
OEBA |
|||
|
OEAB |
|
|
9 |
|
|
|
16 |
|
|
|
|
|
||||
|
CPAB |
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
12 |
|
GND |
Ground (0V) |
|||||
|
10 |
|
|
|
15 |
OEBA |
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CEAB |
|
11 |
|
|
|
14 |
CPBA |
|
|
24 |
|
VCC |
Positive supply voltage |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
GND |
12 |
|
|
|
13 |
CEBA |
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TOP VIEW |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
SA00305 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1995 Sep 06 |
1 |
853-1555 15702 |
Philips Semiconductors |
Product specification |
|
|
|
|
Octal registered transceiver, inverting (3-State) |
74ABT2953 |
|
|
|
|
LOGIC SYMBOL |
LOGIC SYMBOL (IEEE/IEC) |
|
16 |
17 |
18 |
19 |
20 |
21 |
22 |
23 |
|
|
A0 |
A1 |
A2 |
A3 |
A4 |
A5 |
A6 |
A7 |
|
10 |
CPAB |
|
|
|
|
|
|
|
|
11 |
CEAB |
|
|
|
|
OEBA |
15 |
||
14 |
CPBA |
|
|
|
|
OEAB |
9 |
||
13 |
CEBA |
|
|
|
|
|
|
|
|
|
B0 |
B1 |
B2 |
B3 |
B4 |
B5 |
B6 |
B7 |
|
|
8 |
7 |
6 |
5 |
4 |
3 |
2 |
1 |
|
SA00306
FUNCTION TABLE for Register An or Bn
|
|
INPUTS |
|
|
|
INTERNAL |
OPERATING |
|
|
|
|
|
|
|
|
|
An or |
|
|
|
|
|
|
|
CPXX |
CEXX |
Q |
MODE |
|||
|
Bn |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
X |
X |
|
H |
NC |
Hold data |
|
|
|
|
|
|
|
|
|
|
L |
↑ |
|
L |
L |
Load data |
|
|
H |
↑ |
|
L |
H |
||
|
|
|
|||||
H = High voltage level |
|
|
|
|
|
||
L = Low voltage level |
|
|
|
|
|
||
↑ |
= Low-to-High transition |
|
|
||||
X |
= Don't care |
|
|
|
|
|
XX = AB or BA
NC= No change
11
EN1
13
EN2
15
EN3
9
EN4
10
C5
14
C6
16 |
2, 3, 6 |
1, 4, 5 |
8 |
|
|
||
17 |
|
|
7 |
18 |
|
|
6 |
19 |
|
|
5 |
20 |
|
|
4 |
21 |
|
|
3 |
22 |
|
|
2 |
23 |
|
|
1 |
|
|
|
|
|
|
|
|
SA00307 |
|
FUNCTION TABLE for Output Enable |
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
INPUTS |
|
INTERNAL |
|
An or Bn |
OPERATING |
|
||
|
|
|
|
|
Q |
|
OUTPUTS |
MODE |
|
|
|
|
|
|
|
|
|||
|
|
OEXX |
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
H |
|
X |
|
Z |
Disable outputs |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
L |
|
L |
|
H |
Enable outputs |
|
|
|
|
L |
|
H |
|
L |
|
||
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
H |
= High voltage level |
|
|
|
|||||
L |
= Low voltage level |
|
|
|
|||||
X |
= Don't care |
|
|
|
|
|
|||
XX = AB or BA |
|
|
|
|
|
||||
Z |
= High impedance ºoffº state |
|
|
|
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL |
PARAMETER |
CONDITIONS |
RATING |
UNIT |
|
|
|
|
|
VCC |
DC supply voltage |
|
±0.5 to +7.0 |
V |
IIK |
DC input diode current |
VI < 0 |
±18 |
mA |
V |
DC input voltage3 |
|
±1.2 to +7.0 |
V |
I |
|
|
|
|
IOK |
DC output diode current |
VO < 0 |
±50 |
mA |
V |
DC output voltage3 |
output in Off or High state |
±0.5 to +5.5 |
V |
OUT |
|
|
|
|
IOUT |
DC output current |
output in Low state |
128 |
mA |
Tstg |
Storage temperature range |
|
±65 to 150 |
°C |
NOTES:
1.Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2.The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
1995 Sep 06 |
2 |