Philips 32HFL4372D/10 Schematic

Page 1
Colour Television Chassis
19040_000_100914.eps
101110
LA

Contents Page Contents Page

1. Revision List 2
2. Technical Specs, Diversity, and Connections 2
3. Precautions, Notes, and Abbreviation List 5
4. Mechanical Instructions 9
5. Service Modes, Error Codes, and Fault Finding 13
6. Alignments 32
7. Circuit Descriptions 38
8. IC Data Sheets 43
9. Block Diagrams Wiring diagram P&S 22" 55 Wiring diagram P&S 26" 56 Wiring diagram P&S 32" 57 Block Diagram Video 58 Block Diagram Audio 59 Block Diagram Control & Clock Signals 60 Block Diagram I2C 61 Supply Lines Overview 62 Block Diagram iBoard 63
10. Circuit Diagrams and PWB Layouts A01 715G4238 PSU 22" 64 A01 715G3860 PSU 26" 67 A01 715G3861 PSU 32" 70 B01 820400089945 Tuner, HDMI & CI 73 B02 820400089507 PNX85500 84 B03 820400089516 CLASS D 93 B04 820400089526 Analog I/O 101 B05 820400089535 DDR 106 B06 820400089573 LVDS Non DVBS 107 B09 820400089812 Non DVBS Con. 111 SRP List Explanation 112 310431363644 SSB Layout 113 HC 715G4309 iTV Board 117 J 715G4310 IR/LED Board 121
11. Styling Sheets P&S 22" 123 P&S 26" 124 P&S 32" 125
©
Copyright 2010 Koninklijke Philips Electronics N.V. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, or otherwise without the prior permission of Philips.
Published by MB/SaS/CC 1071 BU TV Consumer Care, the Netherlands Subject to modification EN 3122 785 19040
2010-Nov-19
Page 2
EN 2 Q552.1HE LA1.
Revision List

1. Revision List

Manual xxxx xxx xxxx.0
• First release.

2. Technical Specs, Diversity, and Connections

Index of this chapter:

2.1 Technical Specifications

2.2 Directions for Use

Notes:
• Figures can deviate due to the different set executions.
• Specifications are indicative (subject to change).
2.3 Connections
2.4 Chassis Overview
2.1 Technical Specifications
For on-line product support please use the links in. Here is product information available, as well as getting started, user manuals, frequently asked questions and software & drivers.

Table 2-1 Described Model Numbers and Diversity

SSB 2 4 7 9 10
Mechanics Descriptions
CTN Styling
22HFL4372D/10 P&S 11-1 63644 2.3 4-1 4.3 4.3.9 7.2 7.4.1 9-1 10-1 10-4 10-5 10-6 10-7 10-8 10-9 - - 10-10 - - -
26HFL4372D/10 P&S 11-2 63644 2.3 4-2 4.3 4.3.9 7.2 7.4.1 9-2 10-2 10-4 10-5 10-6 10-7 10-8 10-9 - - 10-10 - - -
32HFL4372D/10 P&S 11-3 63644 2.3 4-3 4.3 4.3.9 7.2 7.4.1 9-3 10-3 10-4 10-5 10-6 10-7 10-8 10-9 - - 10-10 - - -
3104 313 xxxxx
Connection Overview
Wire Dressing
Assembly Removal
LCD Removal
PSU
Note: The given Model Numbers are subject to change.
Tuner
Schematics
Wiring Diagram
A01 (PSU)
B01 (Tuner)
B02 (PNX85500)
B03 (DC/DC / Class D)
B04 (I/O)
B05 (DDR)
B06 (non-DVBS-LVDS)
B07 (DVBS-FE)
B08 (DVBS-Supp.)
B09 (non-DVBS-conn.)
B11 (TCON-LGD)
B13 (TCON AL CPLD)
B14 (TCON-SHP)
2.2 Directions for Use
Directions for use can be downloaded from the following websites:
http://www.philips.com/support http://www.p4c.philips.com
2010-Nov-19
back to
div. table
Page 3

2.3 Connections

EXT 1
(RGB/CVBS)
HDMI 1
HDMI 2
HDMI 3
DIGITAL
AUDIO OUT
ANTENNA
75
AUDIO IN
(DVI/VGA)
VGA
19040_001_100930.eps
101110
11 12
3
2
2
4
5
6
8
10
7
9
1 2 3 4
10000_022_090121.eps
090121
10000_017_090121.eps
090428
19
1
18 2
Technical Specs, Diversity, and Connections
EN 3Q552.1HE LA 2.

2.3.1 Side Connections

Figure 2-1 Connection overview

Note: The following connector colour abbreviations are used
(acc. to DIN/IEC 757): Bk= Black, Bu= Blue, Gn= Green, Gy= Grey, Rd= Red, Wh= White, Ye= Yellow.
1 - Common Interface
68p - See diagram
10-4 B01 820400089945 Tuner, HDMI & CI
2 - USB2.0
. jk
Figure 2-2 USB (type A)
1-+5V k
back to
div. table
2 - Data (-) jk 3 - Data (+) jk 4 - Ground Gnd H
3 - HDMI: Digital Video, Digital Audio - In
Figure 2-3 HDMI (type A) connector
1 - D2+ Data channel j 2 - Shield Gnd H 3 - D2- Data channel j 4 - D1+ Data channel j 5 - Shield Gnd H 6 - D1- Data channel j 7 - D0+ Data channel j
2010-Nov-19
Page 4
EN 4 Q552.1HE LA2.
21
20
1
2
10000_001_090121.eps
090121
1
6
10
11
5
15
10000_002_090121.eps
090127
Technical Specs, Diversity, and Connections
8 - Shield Gnd H 9 - D0- Data channel j 10 - CLK+ Data channel j 11 - Shield Gnd H 12 - CLK- Data channel j 13 - n.c. 14 - n.c. 15 - DDC_SCL DDC clock j 16 - DDC_SDA DDC data jk 17 - Ground Gnd H 18 - +5V j 19 - HPD Hot Plug Detect j 20 - Ground Gnd H

2.3.2 Rear Connections

4 - EXT1: Video RGB/YC - In, CVBS - In/Out, Audio - In/Out
Figure 2-4 SCART connector
1 - Audio R 0.5 V 2 - Audio R 0.5 V 3 - Audio L 0.5 V 4 - Ground Audio Gnd H
/ 1 kΩ k
RMS
/ 10 kΩ j
RMS
/ 1 kΩ k
RMS
5 - Ground Blue Gnd H 6 - Audio L 0.5 V 7 - Video Blue/C-out 0.7 V 8 - Function Select 0 - 2 V: INT
/ 10 kΩ j
RMS
/ 75 Ω jk
PP
4.5 - 7 V: EXT 16:9
9.5 - 12 V: EXT 4:3 j
9 - Ground Green Gnd H 10 - n.c. 11 - Video Green 0.7 V 12 - n.c.
/ 75 Ω j
PP
13 - Ground Red Gnd H 14 - Ground P50 Gnd H 15 - Video Red/C 0.7 V
/ 75 Ω j
PP
16 - Status/FBL 0 - 0.4 V: INT
1 - 3 V: EXT / 75 Ω j 17 - Ground Video Gnd H 18 - Ground FBL Gnd H 19 - Video CVBS 1 V 20 - Video CVBS/Y 1 V
/ 75 Ω k
PP
/ 75 Ω j
PP
21 - Shield Gnd H
5 - Cinch: Audio - Out
Rd - Audio R 0.5 V Wh - Audio L 0.5 V
/ 10 kΩ kq
RMS
/ 10 kΩ kq
RMS
6 - HDMI1: Digital Video, Digital Audio - In
See 3 - HDMI: Digital Video, Digital Audio - In
7 - Audio - In: Left / Right, VGA
Gn - Audio L/R in 0.5 V
/ 10 kW jq
RMS
8 - TV ANTENNA - In
Signal input from an antenna, cable or satellite.
9 - PC IN:VGA
Figure 2-5 VGA connector
1 - Video Red 0.7 V 2 - Video Green 0.7 V 3 - Video Blue 0.7 V
/ 75 Ω j
PP
/ 75 Ω j
PP
/ 75 Ω j
PP
4-n.c. 5 - Ground Gnd H 6 - Ground Red Gnd H 7 - Ground Green Gnd H 8 - Ground Blue Gnd H 9-+5V
DC
+5 V j 10 - Ground Sync Gnd H 11 - Ground Red Gnd H 12 - DDC_SDA DDC data j 13 - H-sync 0 - 5 V j 14 - V-sync 0 - 5 V j 15 - DDC_SCL DDC clock j
10 - Head phone (Output)
Bk - Head phone 80 - 600 Ω / 10 mW ot
11 - RJ45: Ethernet - In/Out
1123 45678
10000_025_090121.eps
090121
Figure 2-6 Ethernet connector
1 - TD+ Transmit signal k 2 - TD- Transmit signal k 3 - RD+ Receive signal j 4 - RD- Receive signal j 5 - CT Centre Tap: DC level fixation 6 - CT Centre Tap: DC level fixation 7 - GND Gnd H 8 - GND Gnd H
12 - Mini Jack: Bathroom speaker (8
Ω
/ 10 W - Output)
1 - Shield Gnd H 2 - Speaker OUT+ kq 3-n.c.

2.4 Chassis Overview

Refer to 9. Block Diagrams for PWB/CBA locations.
2010-Nov-19
back to
div. table
Page 5
Precautions, Notes, and Abbreviation List

3. Precautions, Notes, and Abbreviation List

EN 5Q552.1HE LA 3.
Index of this chapter:

3.1 Safety Instructions

3.2 Warnings

3.3 Notes

3.4 Abbreviation List
3.1 Safety Instructions
Safety regulations require the following during a repair:
• Connect the set to the Mains/AC Power via an isolation transformer (> 800 VA).
• Replace safety components, indicated by the symbol h, only by components identical to the original ones. Any other component substitution (other than original type) may increase risk of fire or electrical shock hazard.
Safety regulations require that after a repair, the set must be returned in its original condition. Pay in particular attention to the following points:
• Route the wire trees correctly and fix them with the mounted cable clamps.
• Check the insulation of the Mains/AC Power lead for external damage.
• Check the strain relief of the Mains/AC Power cord for proper function.
• Check the electrical DC resistance between the Mains/AC Power plug and the secondary side (only for sets that have a Mains/AC Power isolated power supply):
1. Unplug the Mains/AC Power cord and connect a wire
between the two pins of the Mains/AC Power plug.
2. Set the Mains/AC Power switch to the “on” position
(keep the Mains/AC Power cord unplugged!).
3. Measure the resistance value between the pins of the
Mains/AC Power plug and the metal shielding of the tuner or the aerial connection on the set. The reading should be between 4.5 MΩ and 12 MΩ.
4. Switch “off” the set, and remove the wire between the
two pins of the Mains/AC Power plug.
• Check the cabinet for defects, to prevent touching of any inner parts by the customer.
• Where necessary, measure the waveforms and voltages
with (D) and without (E) aerial signal. Measure the voltages in the power supply section both in normal operation (G) and in stand-by (F). These values are indicated by means of the appropriate symbols.

3.3.2 Schematic Notes

• All resistor values are in ohms, and the value multiplier is often used to indicate the decimal point location (e.g. 2K2 indicates 2.2 kΩ).
• Resistor values with no multiplier may be indicated with either an “E” or an “R” (e.g. 220E or 220R indicates 220 Ω).
• All capacitor values are given in micro-farads (μ=× 10 nano-farads (n =× 10
• Capacitor values may also use the value multiplier as the decimal point indication (e.g. 2p2 indicates 2.2 pF).
• An “asterisk” (*) indicates component usage varies. Refer to the diversity tables for the correct values.
• The correct component values are listed on the Philips Spare Parts Web Portal.

3.3.3 Spare Parts

For the latest spare part overview, consult your Philips Spare Part web portal.

3.3.4 BGA (Ball Grid Array) ICs

Introduction
For more information on how to handle BGA devices, visit this URL: http://www.atyourservice-magazine.com “Magazine”, then go to “Repair downloads”. Here you will find Information on how to deal with BGA-ICs.
BGA Temperature Profiles
For BGA-ICs, you must use the correct temperature-profile. Where applicable and available, this profile is added to the IC Data Sheet information section in this manual.
-9
), or pico-farads (p =× 10
. Select
-12
-6
),
).
3.2 Warnings
• All ICs and many other semiconductors are susceptible to
electrostatic discharges (ESD w). Careless handling during repair can reduce life drastically. Make sure that, during repair, you are connected with the same potential as the mass of the set by a wristband with resistance. Keep components and tools also at this same potential.
• Be careful during measurements in the high voltage section.
• Never replace modules or other components while the unit is switched “on”.
• When you align the set, use plastic rather than metal tools. This will prevent any short circuits and the danger of a circuit becoming unstable.
3.3 Notes

3.3.1 General

• Measure the voltages and waveforms with regard to the chassis (= tuner) ground (H), or hot ground (I), depending on the tested area of circuitry. The voltages and waveforms shown in the diagrams are indicative. Measure them in the Service Default Mode with a colour bar signal and stereo sound (L: 3 kHz, R: 1 kHz unless stated otherwise) and picture carrier at 475.25 MHz for PAL, or 61.25 MHz for NTSC (channel 3).

3.3.5 Lead-free Soldering

Due to lead-free technology some rules have to be respected by the workshop during a repair:
• Use only lead-free soldering tin. If lead-free solder paste is required, please contact the manufacturer of your soldering equipment. In general, use of solder paste within workshops should be avoided because paste is not easy to store and to handle.
• Use only adequate solder tools applicable for lead-free soldering tin. The solder tool must be able: – To reach a solder-tip temperature of at least 400°C. – To stabilize the adjusted temperature at the solder-tip. – To exchange solder-tips for different applications.
• Adjust your solder tool so that a temperature of around 360°C - 380°C is reached and stabilized at the solder joint. Heating time of the solder-joint should not exceed ~ 4 sec. Avoid temperatures above 400°C, otherwise wear-out of tips will increase drastically and flux-fluid will be destroyed. To avoid wear-out of tips, switch “off” unused equipment or reduce heat.
• Mix of lead-free soldering tin/parts with leaded soldering tin/parts is possible but PHILIPS recommends strongly to avoid mixed regimes. If this cannot be avoided, carefully clear the solder-joint from old tin and re-solder with new tin.

3.3.6 Alternative BOM identification

It should be noted that on the European Service website, “Alternative BOM” is referred to as “Design variant”.
back to
div. table
2010-Nov-19
Page 6
EN 6 Q552.1HE LA3.
Precautions, Notes, and Abbreviation List
The third digit in the serial number (example: AG2B0335000001) indicates the number of the alternative B.O.M. (Bill Of Materials) that has been used for producing the specific TV set. In general, it is possible that the same TV model on the market is produced with e.g. two different types of displays, coming from two different suppliers. This will then result in sets which have the same CTN (Commercial Type Number; e.g. 28PW9515/12) but which have a different B.O.M. number. By looking at the third digit of the serial number, one can identify which B.O.M. is used for the TV set he is working with. If the third digit of the serial number contains the number “1” (example: AG1B033500001), then the TV set has been manufactured according to B.O.M. number 1. If the third digit is a “2” (example: AG2B0335000001), then the set has been produced according to B.O.M. no. 2. This is important for ordering the correct spare parts! For the third digit, the numbers 1...9 and the characters A...Z can be used, so in total: 9 plus 26= 35 different B.O.M.s can be indicated by the third digit of the serial number.
Identification: The bottom line of a type plate gives a 14-digit serial number. Digits 1 and 2 refer to the production centre (e.g. AG is Bruges), digit 3 refers to the B.O.M. code, digit 4 refers to the Service version change code, digits 5 and 6 refer to the production year, and digits 7 and 8 refer to production week (in example below it is 2006 week 17). The 6 last digits contain the serial number.
MODEL :
PROD.NO:
32PF9968/10
AG 1A0617 000001
MADE IN BELGIUM
220-240V 50/60Hz
VHF+S+H+UHF
S
10000_024_090121.eps
~
BJ3.0E LA
Figure 3-1 Serial number (example)

3.3.7 Board Level Repair (BLR) or Component Level Repair (CLR)

If a board is defective, consult your repair procedure to decide if the board has to be exchanged or if it should be repaired on component level. If your repair procedure says the board should be exchanged completely, do not solder on the defective board. Otherwise, it cannot be returned to the O.E.M. supplier for back charging!

3.3.8 Practical Service Precautions

• It makes sense to avoid exposure to electrical shock.
While some sources are expected to have a possible dangerous impact, others of quite high potential are of limited current and are sometimes held in less regard.
• Always respect voltages. While some may not be
dangerous in themselves, they can cause unexpected reactions that are best avoided. Before reaching into a powered TV set, it is best to test the high voltage insulation. It is easy to do, and is a good service precaution.
128W
100105

3.4 Abbreviation List

0/6/12 SCART switch control signal on A/V
board. 0 = loop through (AUX to TV), 6 = play 16 : 9 format, 12 = play 4 : 3 format
AARA Automatic Aspect Ratio Adaptation:
algorithm that adapts aspect ratio to remove horizontal black bars; keeps the original aspect ratio
ACI Automatic Channel Installation:
algorithm that installs TV channels directly from a cable network by
means of a predefined TXT page ADC Analogue to Digital Converter AFC Automatic Frequency Control: control
signal used to tune to the correct
frequency AGC Automatic Gain Control: algorithm that
controls the video input of the feature
box AM Amplitude Modulation AP Asia Pacific AR Aspect Ratio: 4 by 3 or 16 by 9 ASF Auto Screen Fit: algorithm that adapts
aspect ratio to remove horizontal black
bars without discarding video
information ATSC Advanced Television Systems
Committee, the digital TV standard in
the USA ATV See Auto TV Auto TV A hardware and software control
system that measures picture content,
and adapts image parameters in a
dynamic way AV External Audio Video AVC Audio Video Controller AVIP Audio Video Input Processor B/G Monochrome TV system. Sound
carrier distance is 5.5 MHz BDS Business Display Solutions (iTV) BLR Board-Level Repair BTSC Broadcast Television Standard
Committee. Multiplex FM stereo sound
system, originating from the USA and
used e.g. in LATAM and AP-NTSC
countries B-TXT Blue TeleteXT C Centre channel (audio) CEC Consumer Electronics Control bus:
remote control bus on HDMI
connections CL Constant Level: audio output to
connect with an external amplifier CLR Component Level Repair ComPair Computer aided rePair CP Connected Planet / Copy Protection CSM Customer Service Mode CTI Color Transient Improvement:
manipulates steepness of chroma
transients CVBS Composite Video Blanking and
Synchronization DAC Digital to Analogue Converter DBE Dynamic Bass Enhancement: extra
low frequency amplification DCM Data Communication Module. Also
referred to as System Card or
Smartcard (for iTV). DDC See “E-DDC” D/K Monochrome TV system. Sound
carrier distance is 6.5 MHz DFI Dynamic Frame Insertion
2010-Nov-19
back to
div. table
Page 7
Precautions, Notes, and Abbreviation List
EN 7Q552.1HE LA 3.
DFU Directions For Use: owner's manual DMR Digital Media Reader: card reader DMSD Digital Multi Standard Decoding DNM Digital Natural Motion DNR Digital Noise Reduction: noise
reduction feature of the set DRAM Dynamic RAM DRM Digital Rights Management DSP Digital Signal Processing DST Dealer Service Tool: special remote
control designed for service
technicians DTCP Digital Transmission Content
Protection; A protocol for protecting
digital audio/video content that is
traversing a high speed serial bus,
such as IEEE-1394 DVB-C Digital Video Broadcast - Cable DVB-T Digital Video Broadcast - Terrestrial DVD Digital Versatile Disc DVI(-d) Digital Visual Interface (d= digital only) E-DDC Enhanced Display Data Channel
(VESA standard for communication
channel and display). Using E-DDC,
the video source can read the EDID
information form the display. EDID Extended Display Identification Data
(VESA standard) EEPROM Electrically Erasable and
Programmable Read Only Memory EMI Electro Magnetic Interference EPG Electronic Program Guide EPLD Erasable Programmable Logic Device EU Europe EXT EXTernal (source), entering the set by
SCART or by cinches (jacks) FDS Full Dual Screen (same as FDW) FDW Full Dual Window (same as FDS) FLASH FLASH memory FM Field Memory or Frequency
Modulation FPGA Field-Programmable Gate Array FTV Flat TeleVision Gb/s Giga bits per second G-TXT Green TeleteXT H H_sync to the module HD High Definition HDD Hard Disk Drive HDCP High-bandwidth Digital Content
Protection: A “key” encoded into the
HDMI/DVI signal that prevents video
data piracy. If a source is HDCP coded
and connected via HDMI/DVI without
the proper HDCP decoding, the
picture is put into a “snow vision” mode
or changed to a low resolution. For
normal content distribution the source
and the display device must be
enabled for HDCP “software key”
decoding. HDMI High Definition Multimedia Interface HP HeadPhone I Monochrome TV system. Sound
2
I
C Inter IC bus
2
I
D Inter IC Data bus
2
I
S Inter IC Sound bus
carrier distance is 6.0 MHz
IF Intermediate Frequency IR Infra Red IRQ Interrupt Request ITU-656 The ITU Radio communication Sector
(ITU-R) is a standards body
subcommittee of the International
Telecommunication Union relating to
radio communication. ITU-656 (a.k.a.
back to
div. table
SDI), is a digitized video format used for broadcast grade video. Uncompressed digital component or digital composite signals can be used. The SDI signal is self-synchronizing, uses 8 bit or 10 bit data words, and has a maximum data rate of 270 Mbit/s, with a minimum bandwidth of 135 MHz.
ITV Institutional TeleVision; TV sets for
hotels, hospitals etc.
LS Last Status; The settings last chosen
by the customer and read and stored in RAM or in the NVM. They are called at start-up of the set to configure it according to the customer's
preferences LATAM Latin America LCD Liquid Crystal Display LED Light Emitting Diode L/L' Monochrome TV system. Sound
carrier distance is 6.5 MHz. L' is Band
I, L is all bands except for Band I LPL LG.Philips LCD (supplier) LS Loudspeaker LVDS Low Voltage Differential Signalling Mbps Mega bits per second M/N Monochrome TV system. Sound
carrier distance is 4.5 MHz MHEG Part of a set of international standards
related to the presentation of
multimedia information, standardised
by the Multimedia and Hypermedia
Experts Group. It is commonly used as
a language to describe interactive
television services MIPS Microprocessor without Interlocked
Pipeline-Stages; A RISC-based
microprocessor MOP Matrix Output Processor MOSFET Metal Oxide Silicon Field Effect
Transistor, switching device MPEG Motion Pictures Experts Group MPIF Multi Platform InterFace MUTE MUTE Line MTV Mainstream TV: TV-mode with
Consumer TV features enabled (iTV) NC Not Connected NICAM Near Instantaneous Compounded
Audio Multiplexing. This is a digital
sound system, mainly used in Europe. NTC Negative Temperature Coefficient,
non-linear resistor NTSC National Television Standard
Committee. Color system mainly used
in North America and Japan. Color
carrier NTSC M/N= 3.579545 MHz,
NTSC 4.43= 4.433619 MHz (this is a
VCR norm, it is not transmitted off-air) NVM Non-Volatile Memory: IC containing
TV related data such as alignments O/C Open Circuit OSD On Screen Display OAD Over the Air Download. Method of
software upgrade via RF transmission.
Upgrade software is broadcasted in
TS with TV channels. OTC On screen display Teletext and
Control; also called Artistic (SAA5800) P50 Project 50: communication protocol
between TV and peripherals PAL Phase Alternating Line. Color system
mainly used in West Europe (color
carrier= 4.433619 MHz) and South
America (color carrier PAL M=
2010-Nov-19
Page 8
EN 8 Q552.1HE LA3.
Precautions, Notes, and Abbreviation List
3.575612 MHz and PAL N= 3.582056
MHz) PCB Printed Circuit Board (same as “PWB”) PCM Pulse Code Modulation PDP Plasma Display Panel PFC Power Factor Corrector (or Pre-
conditioner) PIP Picture In Picture PLL Phase Locked Loop. Used for e.g.
FST tuning systems. The customer
can give directly the desired frequency POD Point Of Deployment: a removable
CAM module, implementing the CA
system for a host (e.g. a TV-set) POR Power On Reset, signal to reset the uP PSDL Power Supply for Direct view LED
backlight with 2D-dimming PSL Power Supply with integrated LED
drivers PSLS Power Supply with integrated LED
drivers with added Scanning
functionality PTC Positive Temperature Coefficient,
non-linear resistor PWB Printed Wiring Board (same as “PCB”) PWM Pulse Width Modulation QRC Quasi Resonant Converter QTNR Quality Temporal Noise Reduction QVCP Quality Video Composition Processor RAM Random Access Memory RGB Red, Green, and Blue. The primary
color signals for TV. By mixing levels
of R, G, and B, all colors (Y/C) are
reproduced. RC Remote Control RC5 / RC6 Signal protocol from the remote
control receiver RESET RESET signal ROM Read Only Memory RSDS Reduced Swing Differential Signalling
data interface R-TXT Red TeleteXT SAM Service Alignment Mode S/C Short Circuit SCART Syndicat des Constructeurs
d'Appareils Radiorécepteurs et
Téléviseurs SCL Serial Clock I
2
C SCL-F CLock Signal on Fast I SD Standard Definition SDA Serial Data I
2
C SDA-F DAta Signal on Fast I SDI Serial Digital Interface, see “ITU-656” SDRAM Synchronous DRAM SECAM SEequence Couleur Avec Mémoire.
Color system mainly used in France and East Europe. Color carriers=
4.406250 MHz and 4.250000 MHz SIF Sound Intermediate Frequency SMPS Switched Mode Power Supply SoC System on Chip SOG Sync On Green SOPS Self Oscillating Power Supply SPI Serial Peripheral Interface bus; a 4-
wire synchronous serial data link
standard S/PDIF Sony Philips Digital InterFace SRAM Static RAM SRP Service Reference Protocol SSB Small Signal Board SSC Spread Spectrum Clocking, used to
reduce the effects of EMI STB Set Top Box STBY STand-BY SVGA 800 × 600 (4:3)
2010-Nov-19
2
C bus
2
C bus
back to
div. table
SVHS Super Video Home System SW Software SWAN Spatial temporal Weighted Averaging
Noise reduction SXGA 1280 × 1024 TFT Thin Film Transistor THD Total Harmonic Distortion TMDS Transmission Minimized Differential
Signalling TS Transport Stream TXT TeleteXT TXT-DW Dual Window with TeleteXT UI User Interface uP Microprocessor UXGA 1 600 × 1200 (4:3) V V-sync to the module VESA Video Electronics Standards
Association VGA 640 × 480 (4:3) VL Variable Level out: processed audio
output toward external amplifier VSB Vestigial Side Band; modulation
method WYSIWYR What You See Is What You Record:
record selection that follows main
picture and sound WXGA 1280 × 768 (15:9) XTAL Quartz crystal XGA 1024 × 768 (4:3) Y Luminance signal Y/C Luminance (Y) and Chrominance (C)
signal YPbPr Component video. Luminance and
scaled color difference signals (B-Y
and R-Y) YUV Component video
Page 9

4. Mechanical Instructions

19040_100_100930.eps
100930
Mechanical Instructions
EN 9Q552.1HE LA 4.
Index of this chapter:

4.1 Cable Dressing

4.2 Service Positions
4.3 Assembly/Panel Removal
4.4 Set Re-assembly.
4.1 Cable Dressing
Notes:
• Figures below can deviate slightly from the actual situation, due to the different set executions.

Figure 4-1 Cable dressing (22")

back to
div. table
2010-Nov-19
Page 10
EN 10 Q552.1HE LA4.
19040_101_100930.eps
100930
Mechanical Instructions

Figure 4-2 Cable dressing (26")

2010-Nov-19
back to
div. table
Page 11
Mechanical Instructions
19040_102_101117.eps
101117
EN 11Q552.1HE LA 4.

4.2 Service Positions

For easy servicing of a TV set, the set should be put face down on a soft flat surface, foam buffers or other specific workshop tools. Ensure that a stable situation is created to perform measurements and alignments. When using foam bars take care that these always support the cabinet and never only the display. Caution: Failure to follow these guidelines can seriously damage the display! Ensure that ESD safe measures are taken.

4.3 Assembly/Panel Removal

Instructions below apply to the 26HFL4372D/10, but will be similar for other models.

4.3.1 Rear Cover

Warning: Disconnect the mains power cord before removing
the rear cover.
1. Remove fixation screws that secure the rear cover.
2. Lift the rear cover from the TV. Make sure that wires and flat foils are not damaged while lifting the rear cover from the set.

4.3.2 Small Signal Board (SSB)

Caution: it is mandatory to remount all different screws at their
original position during re-assembly. Failure to do so may result in damaging the SSB.

Figure 4-3 Cable dressing (32")

1. Release the clips from both the LVDS Flat Foil connectors. Caution: be careful, as these are very fragile connectors! Take the flat foils out of their connectors.
2. Release the tape on the tuner.
3. Unplug all other connectors.
4. Remove all fixation screws from the SSB.
5. Take the SSB out.

4.3.3 Power Supply Unit (PSU)

Caution: it is mandatory to remount all different screws at their
original position during re-assembly. Failure to do so may result in damaging the PSU.
1. Release the Power board cables from their clamps.
2. Unplug power connectors from the back end board and LCD panel, as it is not unplug-able at the PSU itself (soldered connector).
3. Remove all fixation screws from the PSU.
4. The PSU can now be taken out of the set.
When defective, replace the whole unit.

4.3.4 iBoard

Caution: it is mandatory to remount all different screws at their
original position during re-assembly. Failure to do so may result in damaging the iBoard.
1. Release the iBoard cables from their clamps.
2. Remove all fixation screws from the iBoard.
3. The iBoard can now be taken out of the set.
When defective, replace the whole unit.
back to
div. table
2010-Nov-19
Page 12
EN 12 Q552.1HE LA4.

4.3.5 Speakers

1. Release the speaker cables from their clamps.
2. Release the tape from the speaker cables.
3. Unplug the speaker connector from the SSB.
4. Take the speakers out. When defective, replace the both units.

4.3.6 Stand removal

Caution: it is mandatory to remount all different screws at their
original position during re-assembly. Be sure to put the set in the Service Position.
1. Remove the fixation screws.
2. Take the stand out.

4.3.7 IR/LED Board

1. Release the tape from the IR/LED cable.
2. Remove all fixation screws from the IR/LED board.
3. Gently release the clips that hold the board and take it out from the bezel.
4. Unplug both the connectors from the IR/LED board.
When defective, replace the whole unit.

4.3.8 Keyboard Control unit

Mechanical Instructions
1. Release the tape from the keyboard control cable.
2. Gently release the clips that hold the board and take it out from the bezel.
3. Unplug the connector from the keyboard control panel.
When defective, replace the whole unit.

4.3.9 LCD Panel

1. Remove the SSB as described earlier.
2. Remove the PSU as described earlier.
3. Remove the iBoard as described earlier.
4. Remove the speakers as described earlier.
5. Remove the stand as described earlier.
6. Release the keyboard control unit cable from its clamps and unplug the keyboard control unit cable from the IR/LED board.
7. Remove the fixation screws that secure the LCD panel with the bezel.
8. Lift the LCD Panel from the bezel.
9. Remove the fixation screws that secure the panel with the metal subframe.
When defective, replace the whole unit.

4.4 Set Re-assembly

To re-assemble the whole set, execute all processes in reverse order.
Notes:
• While re-assembling, make sure that all cables are placed and connected in their original position. See Figure 4-1
Figure 4-2
• Pay special attention not to damage the EMC foams on the SSB shields. Ensure that EMC foams are mounted correctly.
2010-Nov-19
.
and
back to
div. table
Page 13
Service Modes, Error Codes, and Fault Finding
18770_249_100215.eps
100407
SDM

5. Service Modes, Error Codes, and Fault Finding

EN 13Q552.1HE LA 5.
Index of this chapter:

5.1 Test Points

5.2 Service Modes

5.3 Stepwise Start-up
5.4 Service Tools
5.5 Error Codes
5.6 The Blinking LED Procedure
5.7 Protections
5.8 Fault Finding and Repair Tips
5.9 Software Upgrading
5.1 Test Points
As most signals are digital, it will be difficult to measure waveforms with a standard oscilloscope. However, several key ICs are capable of generating test patterns, which can be controlled via ComPair. In this way it is possible to determine which part is defective.
Perform measurements under the following conditions:
• Service Default Mode.
• Video: Colour bar signal.
• Audio: 3 kHz left, 1 kHz right.
5.2 Service Modes
Service Default mode (SDM) and Service Alignment Mode (SAM) offers several features for the service technician, while the Customer Service Mode (CSM) is used for communication between the call centre and the customer.
• All service-unfriendly modes (if present) are disabled, like: – (Sleep) timer. – Child/parental lock. – Picture mute (blue mute or black mute). – Automatic volume levelling (AVL). – Skip/blank of non-favourite pre-sets.
How to Activate SDM
For this chassis there are two kinds of SDM: an analogue SDM and a digital SDM. Tuning will happen according Table 5-1
• Analogue SDM: use the standard RC-transmitter and key in the code “062596”, directly followed by the “MENU” (or “HOME”) button. Note: It is possible that, together with the SDM, the main menu will appear. To switch it “off”, push the “MENU” (or "HOME") button again. Analogue SDM can also be activated by grounding for a moment the solder path on the SSB, with the indication “SDM” (see Service mode pad
• Digital SDM: use the standard RC-transmitter and key in the code “062593”, directly followed by the “MENU” (or "HOME") button. Note: It is possible that, together with the SDM, the main menu will appear. To switch it “off”, push the “MENU” (or "HOME") button again.
).
.
This chassis also offers the option of using ComPair, a hardware interface between a computer and the TV chassis. It offers the abilities of structured troubleshooting, error code reading, and software version read-out for all chassis. (see also section “5.4.1 ComPair
Note: For the new model range, a new remote control (RC) is used with some renamed buttons. This has an impact on the activation of the Service modes. For instance the old “MENU” button is now called “HOME” (or is indicated by a “house” icon).

5.2.1 Service Default Mode (SDM)

Purpose
• To create a pre-defined setting, to get the same measurement results as given in this manual.
• To override SW protections detected by stand-by processor and make the TV start up to the step just before protection (a sort of automatic stepwise start-up). See section “5.3 Stepwise Start-up
• To start the blinking LED procedure where only LAYER 2 errors are displayed. (see also section “5.5 Error Codes
Specifications
Table 5-1 SDM default settings
Region Freq. (MHz)
Europe, AP(PAL/Multi) 475.25 PAL B/G
Europe, AP DVB-T 546.00 PID
• All picture settings at 50% (brightness, colour, contrast).
• Sound volume at 25%.
”).
”.
Video: 0B 06 PID PCR: 0B 06 PID Audio: 0B 07
Default system
DVB-T
”).
back to
div. table
Figure 5-1 Service mode pad
After activating this mode, “SDM” will appear in the upper right corner of the screen (when a picture is available).
How to Navigate
When the “MENU” (or “HOME”) button is pressed on the RC transmitter, the TV set will toggle between the SDM and the normal user menu.
How to Exit SDM
Use one of the following methods:
• Switch the set to STAND-BY via the RC-transmitter.
• Via a standard customer RC-transmitter: key in “00”­sequence.
2010-Nov-19
Page 14
EN 14 Q552.1HE LA5.
19040_204_101117.eps
101117
10000_0
38_090121.eps
090819
PHILIPS
MODEL:
32PF9968/10
PROD.SERIAL NO:
AG 1A0620 000001
040
39mm
27mm
(CTN Sticker)
Display Option
Code
Service Modes, Error Codes, and Fault Finding

5.2.2 Service Alignment Mode (SAM)

Purpose
• To perform (software) alignments.
• To change option settings.
• To easily identify the used software version.
• To view operation hours.
• To display (or clear) the error code buffer.
How to Activate SAM
Via a standard RC transmitter: Key in the code “062596” directly followed by the “INFO” or “OK” button. After activating SAM with this method a service warning will appear on the screen, continue by pressing the “OK” button on the RC.
• Initialize NVM. The moment the processor recognizes a corrupted NVM, the “initialize NVM” line will be highlighted. Now, two things can be done (dependent of the service instructions at that moment): – Save the content of the NVM via ComPair for
development analysis, before initializing. This will give the Service department an extra possibility for diagnosis (e.g. when Development asks for this).
– Initialize the NVM.
Note: When the NVM is corrupted, or replaced, there is a high possibility that no picture appears because the display code is not correct. So, before initializing the NVM via the SAM, a picture is necessary and therefore the correct display option has to be entered. Refer to Chapter 6. Alignments
for details. To adapt this option, it’s advised to use ComPair (the correct values for the options can be found in Chapter 6. Alignments or a method via a standard RC (described below). Changing the display option via a standard RC: Key in the code “062598” directly followed by the “MENU” (or "HOME") button and “XXX” (where XXX is the 3 digit decimal display code as mentioned on the sticker in the set). Make sure to key in all three digits, also the leading zero’s. If the above action is successful, the front LED will go out as an indication that the RC sequence was correct. After the display option is changed in the NVM, the TV will go to the Stand-by mode. If the NVM was corrupted or empty before this action, it will be initialized first (loaded with default values). This initializing can take up to 20 seconds.
)
2010-Nov-19
Figure 5-2 Example of SAM
Contents of SAM
• Hardware Info. – A. SW Version. Displays the software version of the
main software (example: Q555X-1.2.3.4 = AAAAB_X.Y.W.Z).
• AAAA= the chassis name.
• B= the SW branch version. This is a sequential number (this is no longer the region indication, as the software is now multi-region).
• X.Y.W.Z= the software version, where X is the main version number (different numbers are not compatible with one another) and Y.W.Z is the sub version number (a higher number is always compatible with a lower number).
– B. STBY PROC Version. Displays the software
version of the stand-by processor.
– C. Production Code. Displays the production code of
the TV, this is the serial number as printed on the back of the TV set. Note that if an NVM is replaced or is initialized after corruption, this production code has to be re-written to NVM. ComPair will foresee in a possibility to do this.
• Operation Hours. Displays the accumulated total of operation hours (not the stand-by hours). Every time the TV is switched “on/off”, 0.5 hours is added to this number.
• Errors (followed by maximum 10 errors). The most recent error is displayed at the upper left (for an error explanation see section “5.5 Error Codes
”).
• Reset Error Buffer. When “cursor right” (or “OK” button) pressed here, followed by the “OK” button, the error buffer is reset.
• Alignments. This will activate the “ALIGNMENTS” sub­menu. See Chapter 6. Alignments
.
• Dealer Options. Extra features for the dealers.
• Options. Extra features for Service. For more info regarding option codes, see chapter 6. Alignments
. Note that if the option code numbers are changed, these have to be confirmed with pressing the “OK” button before the options are stored, otherwise changes will be lost.
back to
div. table
Figure 5-3 Location of Display Option Code sticker
• Store - go right. All options and alignments are stored when pressing “cursor right” (or the “OK” button) and then the “OK”-button.
• Operation hours display. Displays the accumulated total of operation hours of the screen itself. In case of a display replacement, reset to “0” or to the consumed operation hours of the spare display.
• SW Maintenance. – SW Events. In case of specific software problems, the
development department can ask for this info.
– HW Events. In case of specific software problems, the
development department can ask for this info :
- Event 26: refers to a power dip, this is logged after the TV set reboots due to a power dip.
- Event 17: refers to the power OK status, sensed even before the 3 x retry to generate the error code.
• Test settings. For development purposes only.
• Development file versions. Not useful for Service purposes, this information is only used by the development department.
• Upload to USB. To upload several settings from the TV to an USB stick, which is connected to the SSB. The items are “Channel list”, “Personal settings”, “Option codes”, “Alignments”, “Identification data” (includes the set type and prod code + all 12NC like SSB, display, boards), “History list”. The “All” item supports to upload all several items at once.
Page 15
Service Modes, Error Codes, and Fault Finding
19040_200_101117.eps
101117
19040_201_101117.eps
101117
19040_202_101117.ep
s
101117
19040_20
3_101117.eps
101117
First a directory “repair\” has to be created in the root of the USB stick.
To upload the settings, select each item separately, press “cursor right” (or the “OK” button), confirm with “OK” and wait until the message “Done” appears. In case the download to the USB stick was not successful, “Failure” will be displayed. In this case, check if the USB stick is connected properly and if the directory “repair” is present in the root of the USB stick. Now the settings are stored onto the USB stick and can be used to download into another TV or other SSB. Uploading is of course only possible if the software is running and preferably a picture is available. This method is created to be able to save the customer’s TV settings and to store them into another SSB.
• Download from USB. To download several settings from the USB stick to the TV, same way of working needs to be followed as described in “Upload to USB”. To make sure that the download of the channel list from USB to the TV is executed properly, it is necessary to restart the TV and tune to a valid preset if necessary. The “All” item supports to download all several items at once.
• NVM editor. For NET TV the set “type number” must be entered correctly. Also the production code (AG code) can be entered here via the RC-transmitter. Correct data can be found on the side/rear sticker.
EN 15Q552.1HE LA 5.
Figure 5-4 CSM Menu 1
How to Navigate
• In SAM, the menu items can be selected with the “CURSOR UP/DOWN” key on the RC-transmitter. The selected item will be highlighted. When not all menu items fit on the screen, move the “CURSOR UP/DOWN” key to display the next/previous menu items.
• With the “CURSOR LEFT/RIGHT” keys, it is possible to: – (De) activate the selected menu item. – (De) activate the selected sub menu.
• With the “OK” key, it is possible to activate the selected action.
How to Exit SAM
Use one of the following methods:
• Switch the TV set to STAND-BY via the RC-transmitter.
• Via a standard RC-transmitter, key in “00” sequence, or select the “BACK” key.

5.2.3 Customer Service Mode (CSM)

Purpose
The Customer Service Mode shows error codes and information on the TV's operation settings.The call centre can instruct the customer (by telephone) to enter CSM in order to identify the status of the set.This helps the call centre to diagnose problems and failures in the TV set before making a service call. The CSM is a read-only mode; therefore, modifications are not possible in this mode.
Figure 5-5 CSM Menu 2
Figure 5-6 CSM Menu 3
How to Activate CSM
Key in the code “123654” via the standard RC transmitter.
Note: Activation of the CSM is only possible if there is no (user) menu on the screen!
back to
div. table
Figure 5-7 CSM Menu 4
How to Navigate
By means of the “CURSOR-DOWN/UP” knob (or the scroll wheel) on the RC-transmitter, can be navigated through the menus.
How to Exit CSM
Press “MENU” on the RC-transmitter.
2010-Nov-19
Page 16
EN 16 Q552.1HE LA5.
18770_250_100216.eps
100402
Active
Semi St by
St by
Mains
on
Mains
off
GoToProtection
-WakeUp requested
-Acquisition needed
-Tact switch pushed
- stby requested and no data Acquisition required
- St by requested
-tact SW pushed
WakeUp
requested
Protection
WakeUp
requested
(SDM)
GoToProtection
Hibernate
-Tact switch pushed
-last status is hibernate after mains ON
Tact switch
pushed
Service Modes, Error Codes, and Fault Finding

5.2.4 Hotel mode

Notes: (only applicable to xxHFLxxxxX/nn)
• Refer to the user manual for more information on the hotel mode.
• When in the hotel mode, the service modes CSM, SDM, SAM and ComPair are automatically disabled (this is to prevent hotel guests entering Philips service modes).
• In order to use the service modes and ComPair, hotel mode must be disabled.
• To enable the hotel mode, Press the following key sequence on the remote control transmitter: “3 1 9 7 5 3 MUTE”.

5.3 Stepwise Start-up

When the TV is in a protection state due to an error detected by stand-by software (error blinking is displayed) and SDM is activated via shortcutting the SDM solder path on the SSB, the
TV starts up until it reaches the situation just before protection. So, this is a kind of automatic stepwise start-up. In combination with the start-up diagrams below, you can see which supplies are present at a certain moment. Caution: in case the start-up in this mode with a faulty FET 7U0X is done, you can destroy all IC’s supplied by the +1V8 and +1v1, due to overvoltage (12V on XVX-line). It is recommended to measure first the FET 7U0X or others FET’s on shortcircuit before activating SDM via the service pads.
The abbreviations “SP” and “MP” in the figures stand for:
• SP: protection or error detected by the Stand-by Processor.
• MP: protection or error detected by the MIPS Main
Processor.

Figure 5-8 Transition diagram

2010-Nov-19
back to
div. table
Page 17
Service Modes, Error Codes, and Fault Finding
18770_251_100216.eps
100216
No
EJTAG probe
connected ?
No
Yes
Release AVC system reset
Feed warm boot script
Cold boot?
Yes
No
Set I²C slave address
of Standby µP to (A0h)
An EJTAG probe (e.g . WindPower ICE probe) can be connected for Linux Kernel debugging purposes.
Detect EJTAG debug probe
(pulling pin of the probe interface to
ground by inserting EJTAG probe)
Release AVC system reset
Feed cold boot script
Release AVC system reset Feed initializing boot script
disable alive mechanism
Off
Standby Supply starts running.
All standby supply voltages become available.
st-by µP resets
Stand by or
Protection
Mains is applied
- Switch Audio-Reset high.
It is low in the standby mode if the standby
mode lasted longer than 10s.
start keyboard scanning, RC detection. Wake up reasons are
off.
If the protection state was left by short c ircuiting the
SDM pins, detection of a protection condition during
startup will stall the startup. Protection conditions in a
playing set will be ignored. The protection mode will
not be entered.
Detect2 is moved to an interrupt. To be checked if the detection on interrupt base is feasible or not or if we should stick to the standard 40ms interval.
+12V, +24Vs, AL and Bolt-on power
isswitched on, followed by the +1V2 DCDC converter
Enable the supply detection algorithm
Switch ON Platform and display supply by switching
LOW the Standby line.
Initialise I/O pins of the st-by µP:
- Switch reset-AVC LOW (reset state)
- Switch reset-system LOW (reset state)
- Switch reset-Ethernet LOW (reset state)
- Switch reset-USB LOW (reset state)
- Switch reset-DVBs LOW (reset state)
-keep Audio-reset and Audio-Mute-Up HIGH
Enable the DCDC converters
(ENABLE-3V3n LOW)
No
Detect2 high received
within 2 seconds?
12V error :
Layer1: 3
Layer2: 16
Enter protection
Yes
Wait 50ms
EN 17Q552.1HE LA 5.

Figure 5-9 “Off” to “Semi Stand-by” flowchart (part 1)

back to
div. table
2010-Nov-19
Page 18
EN 18 Q552.1HE LA5.
18770_252_100216.eps
100216
Yes
MIPS reads the wake up reason
from standby µP.
Semi-Standby
initialize tuner and channel decoders
Initialize video processing IC’s
Initialize source selection
initialize AutoTV by triggering CHS AutoTV Init interface
3-th try?
No
Blink Code as
error code
Bootscript ready
in 1250 ms?
Yes
No
Enable Alive check mechanism
Wait until AVC starts to
communicate
SW initialization
succeeded
within 20s?
No
Switch StandbyI/O line high
and wait 4 seconds
RPC start (comm. protocol)
Set I²C slave address
of Standby µP to (60h)
Yes
Disable all supply related protections and
switch off the +3V3 +5V DC/DC converter.
switch off the remaining DC/DC
converters
Wait 5ms
Switch AVC PNX85500 in
reset (active low)
Wait 10ms
Flash to Ram
image transfer succeeded
within 30s?
No
Yes
Code =
Layer1: 2
Layer2: 53
Code =
Layer1: 2
Layer2: 15
Initialize Ambilight with Lights off.
Timing need to be updated if more mature info is available.
Timing needs to be updated if more mature info is available.
Timing needs to be updated if more mature info is available.
Initialize audio
Enter protection
Reset-system is switched HIGH by the
AVC at the end of t he bootscript
AVC releases Reset-Ether net, Reset-USB and
Reset-DVBs when the end of the AVC boot-
script is detected
This cannot be done through the bootscript, the I/O is on the standby µP
Reset-Audio and Audio-Mute-Up are
switched by MIPS code later on in the
startup process
Reset-system is switched HIGH by the
AVC at the end of the bootscript
Reset-Audio and Audio-Mute-Up a re
switched by MIPS code later on in the
startup process
Wake up reason
coldboot & not semi-
standby?
85500 sends out startup screen
Startup screen cfg file
present?
85500 starts up the display.
Startup screen visible
yes
yes
To keep this flowchart readable, the exact display turn on description is not copied here. Please see the Semi-standby to On description for the detailed display startup
sequence.
During the complete display time of the Startup screen, the preheat condition of
100% PWM is valid.
No
No
Startup screen shall only be visible when there is a coldboot to an active state end situation. The startup screen shall not be visible when waking up for reboot reasons or waking up to semi- standby conditions or waking up to enter Hibernate mode..
The first time after the option turn on of the startup screen or when the set is virgin, the cfg file is not present and hence the startup screen will not be shown.
AVC releases Reset-Ethernet, Reset-USB and
Reset-DVBs when the end of the AVC boot-
script is detected
200Hz set?
No
yes
85500 sends out startup screen
200Hz Tcon has started up the
display.
Startup screen visible
85500 requests Lamp on
Service Modes, Error Codes, and Fault Finding
2010-Nov-19

Figure 5-10 “Off” to “Semi Stand-by” flowchart (part 2)

back to
div. table
Page 19
Service Modes, Error Codes, and Fault Finding
18770_253_100216.eps
100216
Active
Semi Standby
Initialize audio and video
processing IC's and functions
according needed use case.
Assert RGB video blanking
and audio mute
Wait until previous on-state is left more than2
secondsago. (to prevent LCD display problems)
The assumption here is that a fast toggle (<2s) can
only happen during ON->SEMI ->ON. In these states,
the AVC is still active and can provide the 2s delay. A
transition ON->SEMI->STBY->SEMI->ON cannot be
made in less than 2s, because the standby state will
be maintained for at least 4s.
Switch Audio-Reset low and wait 5ms
Constraints taken into account:
-Display may only be started when valid LVDS output clock can be delivered by the AVC.
-To have a reliable operation of the EEFL backlight, the backlight should be driven with a maximum PWM duty cycle during the first seconds. Only after this first one or two seconds, the PWM may be set to the required output level (Note that the PWM output should be present b
efore the backlight is switched on). To minimize the artefacts,
the picture should only be unblanked after these first seconds.
Restore dimming backlight feature, PWM and BOOST output
and unblank the video.
Wait until valid and stable audio and video, corresponding to the
requested output is delivered by the AVC
AND
the backlight has been switched on for at least the time which is
indicated in the display file as preheat time.
The higher level requirement is that audio and video should be demuted without transient effects and that the audio should be demuted maximum 1s before or
at the same time as the unblanking of the video.
Release audio mute and wait 100ms before any other audio
handling is done (e.g. volume change)
CPipe already generates a valid output clock in the semi-standby state: display
startup can start immediately when leaving
the semi-standby state.
Switch on LCD backlight (Lamp-ON)
Switch off the dimming backlight feature, set
the BOOST control to nominal and make sure PWM output is set to maximum allowed PWM
Switch on the Ambilight functionality according the last status
settings.
Delay Lamp-on with the sum of the LVDS delay and
the Lamp delay indicated in the display file
Switch on the displaypowerby
switching LCD-PWR-ON low
Wait x ms
Switch on LVDS output in the 85500
No
The exact timings to
switch on the
display(LVDS
delay, lamp delay)
are defined in the
display file.
Start POK line
detection algorithm
return
Display already on?
(splash screen)
Yes
Display cfg file present
and up to date, according
correct display option?
Startup screen Option and Installation setting
Photoscreen ON?
Yes
No
Prepare Start screen Display config
file and copy to Flash
No
Yes
A LED set does not normally need a
preheat time. The preheat remains present
but is set to zero in the display file.
EN 19Q552.1HE LA 5.

Figure 5-11 “Semi Stand-by” to “Active” flowchart (EEFL or LED backlight 50/100 Hz only)

back to
div. table
2010-Nov-19
Page 20
EN 20 Q552.1HE LA5.
18770_254_100216.eps
100216
Active
Semi Standby
Initialize audio and video
processing IC's and functions
according needed use case.
Assert RGB video blanking
and audio mute
Wait until previous on-state is left more than2
secondsago. (to prevent LCD display problems)
The assumption here is that a fast toggle (<2s)
can only happen during ON->SEMI ->ON. In
these states, the AVC is still active and can provide the 2s delay. If the transition ON->SEMI- >STBY->SEMI->ON can be made in less than 2s,
we have to delay the semi -> stby transition until
the requirement is met.
Switch Audio-Reset low and wait 5ms
unblank the video.
Wait until valid and stable audio and video, corresponding to
the requested output is delivered by the AVC.
The higher level requirement is that audio and
video should be demuted without transient
effects and that the audio should be demuted
maximum 1s before or at the same time as the
unblanking of the video.
Release audio mute and wait 100ms before any other audio
handling is done (e.g. volume change)
Request Tcon to Switch on the backlight in a
direct LED or
set Lamp-on I/O line in case of a side LED
Switch on the Ambilight functionality according the last status
settings.
There is no need to define the
display timings since the timing
implementation is part of the Tcon.
Start POK line
detection algorithm
return
Display cfg file present
and up to date, according
correct display option?
Startup screen Option
and Installation setting
Photoscreen ON?
Yes
No
Prepare Start screen Display config
file and copy to Flash
No
Yes
Backlight already on?
(splash screen)
No
Yes
Service Modes, Error Codes, and Fault Finding

Figure 5-12 “Semi Stand-by” to “Active” flowchart (LED backlight 200 Hz)

2010-Nov-19
back to
div. table
Page 21
Service Modes, Error Codes, and Fault Finding
18770_255_100216.eps
100216
Semi Standby
Active
Wait x ms (display file)
Mute all sound outputs via softmute
Mute all video outputs
switch off LCD backlight
(I/O or I²C)
Force ext audio outputs to ground
(I/O: audio reset)
And wait 5ms
switch off Ambilight
Set main amplifier mute (I/O: audio-mute)
Wait 100ms
Wait until Ambilight has faded out: Output power
Observer should be zero
Switch off the displaypowerby
switching LCD-PWR-ON high
Wait x ms
Switch off LVDS output in 85500
The exact timings to
switch off the
display(LVDS
delay, lamp delay)
are defined in the
display file.
Switch off POK line detection algorithm
200Hz set?
No
Yes
Instruct 200Hz Tcon to turn off
the display
EN 21Q552.1HE LA 5.

Figure 5-13 “Active” to “Semi Stand-by” flowchart

back to
div. table
2010-Nov-19
Page 22
EN 22 Q552.1HE LA5.
18770_256_100216.eps
100216
transfer Wake up reasons to the Stand by µP.
Stand by
Semi Stand by
Disable all supply related protections and switch off
the DC/DC converters (ENABLE-3V3n)
Switch OFF all supplies by switching HIGH the
Standby I/O line
Switch AVC system in reset state (reset-system and
reset-AVC lines)
Switch reset-USB, Reset-Ethernet and Reset-DVBs
LOW
Important remarks:
release reset audio 10 sec after entering
standby to save power
Also here, the standby state has to be
maintained for at least 4s before starting
another state transition.
Wait 5ms
Wait 10ms
Delay transition until ramping down of ambient light is
finished. *)
If ambientlight functionality was used in semi-standby (lampadaire mode), switch off ambient light (see CHS
ambilight)
*) If this is not performed and the set is switched to standby when the switch off of the ambilights is still ongoing, the lights will switch off abruptly when the supply is cut.
Switch Memories to self-refresh (this creates a more
stable condition when switching off the power).
Service Modes, Error Codes, and Fault Finding
2010-Nov-19

Figure 5-14 “Semi Stand-by” to “Stand-by” flowchart

back to
div. table
Page 23
Service Modes, Error Codes, and Fault Finding
10000_036_090121.eps
091118
TO
UART SERVICE
CONNECTOR
TO
UART SERVICE
CONNECTOR
TO I2C SERVICE CONNECTOR
TO TV
PC
HDMI I
2
C only
Optional power
5V DC
ComPair II Developed by Philips Brugge
RC out
RC in
Optional
Switch
Power ModeLink/
Activity
I
2
C
ComPair II
Multi
function
RS232 /UART
EN 23Q552.1HE LA 5.

5.4 Service Tools

5.4.1 ComPair

Introduction
ComPair (Computer Aided Repair) is a Service tool for Philips Consumer Electronics products. and offers the following:
1. ComPair helps to quickly get an understanding on how to
2. ComPair allows very detailed diagnostics and is therefore
3. ComPair speeds up the repair time since it can
4. ComPair features TV software up possibilities.
Specifications
ComPair consists of a Windows based fault finding program and an interface box between PC and the (defective) product. The ComPair II interface box is connected to the PC via an USB cable. For the TV chassis, the ComPair interface box and the TV communicate via a bi-directional cable via the service connector(s). The ComPair fault finding program is able to determine the problem of the defective television, by a combination of automatic diagnostics and an interactive question/answer procedure.
How to Connect
This is described in the chassis fault finding database in ComPair.
Caution: It is compulsory to connect the TV to the PC as shown in the picture above (with the ComPair interface in between), as the ComPair interface acts as a level shifter. If one connects the TV directly to the PC (via UART), ICs can be blown!
How to Order
ComPair II order codes:
• ComPair II interface: 3122 785 91020.
• Software is available via the Philips Service web portal.
• ComPair UART interface cable for Q55x.x.
Note: When you encounter problems, contact your local support desk.
repair the chassis in a short and effective way.
capable of accurately indicating problem areas. No knowledge on I
2
C or UART commands is necessary,
because ComPair takes care of this.
automatically communicate with the chassis (when the µP is working) and all repair information is directly available.
Figure 5-15 ComPair II interface connection
(using 3.5 mm Mini Jack connector): 3138 188 75051.

5.5 Error Codes

5.5.1 Introduction

The error code buffer contains all detected errors since the last time the buffer was erased. The buffer is written from left to right, new errors are logged at the left side, and all other errors shift one position to the right. When an error occurs, it is added to the list of errors, provided the list is not full. When an error occurs and the error buffer is full, then the new error is not added, and the error buffer stays intact (history is maintained). To prevent that an occasional error stays in the list forever, the error is removed from the list after more than 50 hrs. of operation. When multiple errors occur (errors occurred within a short time span), there is a high probability that there is some relation between them.
New in this chassis is the way errors can be displayed:
• If no errors are there, the LED should not blink at all in
CSM or SDM. No spacer must be displayed as well.
• There is a simple blinking LED procedure for board level repair (home repair) so called LAYER 1 errors
next to the existing errors which are LAYER 2 errors (see
Table 5-2
– LAYER 1 errors are one digit errors. – LAYER 2 errors are 2 digit errors.
• In protection mode. – From consumer mode: LAYER 1. – From SDM mode: LAYER 2.
• Fatal errors, if I2C bus is blocked and the set reboots, CSM and SAM are not selectable. – From consumer mode: LAYER 1. – From SDM mode: LAYER 2.
• In CSM mode. – When entering CSM: error LAYER 1 will be displayed
• In SDM mode. – When SDM is entered via Remote Control code or the
• Error display on screen. – In CSM no error codes are displayed on screen. – In SAM the complete error list is shown.
Basically there are three kinds of errors:
• Errors detected by the Stand-by software which lead to protection. These errors will always lead to protection and an automatic start of the blinking LED LAYER 1 error. (see section “5.6 The Blinking LED Procedure
• Errors detected by the Stand-by software which not lead to protection. In this case the front LED should blink the involved error. See also section “5.5 Error Codes
Error Buffer”. Note that it can take up several minutes
before the TV starts blinking the error (e.g. LAYER 1 error = 2, LAYER 2 error = 15 or 53).
• Errors detected by main software (MIPS). In this case the error will be logged into the error buffer and can be read out via ComPair, via blinking LED method LAYER 1-2 error, or in case picture is visible, via SAM.

5.5.2 How to Read the Error Buffer

Use one of the following methods:
• On screen via the SAM (only when a picture is visible). E.g.: – 00 00 00 00 00: No errors detected – 23 00 00 00 00: Error code 23 is the last and only
– 37 23 00 00 00: Error code 23 was first detected and
– Note that no protection errors can be logged in the
back to
div. table
).
by blinking LED. Only the latest error is shown.
hardware pins, LAYER 2 is displayed via blinking LED.
detected error.
error code 37 is the last detected error.
error buffer.
”).
, 5.5.4
2010-Nov-19
Page 24
EN 24 Q552.1HE LA5.
Service Modes, Error Codes, and Fault Finding
• Via the blinking LED procedure. See section 5.5.3 How to
Clear the Error Buffer.
•Via ComPair.

5.5.3 How to Clear the Error Buffer

Use one of the following methods:
• By activation of the “RESET ERROR BUFFER” command in the SAM menu.
• If the content of the error buffer has not changed for 50+ hours, it resets automatically.

5.5.4 Error Buffer

In case of non-intermittent faults, clear the error buffer before starting to repair (before clearing the buffer, write down the
Table 5-2 Error code overview
Description Layer 1 Layer 2
2
I
C3 2 13 MIPS E BL / EB SSB SSB
2
C2 2 14 MIPS E BL / EB SSB SSB
I
2
C4 2 18 MIPS E BL / EB SSB SSB
I
PNX doesn’t boot (HW cause) 2 15 Stby µP P BL PNX8550 SSB
12V 3 16 Stby µP P BL / Supply
Inverter or display supply 3 17 MIPS E EB / Supply
PNX51X0 2/9 21 MIPS E EB PNX51X0 200 Hz board
HDMI mux 2 23 MIPS E EB Sil9x87A SSB
I2C switch 2 24 MIPS E EB PCA9540 SSB
Channel dec DVB-S 2 28 MIPS E EB STV0903 SSB
Lnb controller 2 31 MIPS E EB LNBH23 SSB
Tuner 2 34 MIPS E EB DTT 71300 SSB
Main nvm 2 35 MIPS E EB STM24C64 SSB
Tuner DVB-S 2 36 MIPS E EB STV6110 SSB
T° sensor SSB/set 2 42 MIPS E EB LM 75 T° sensor
T° sensor LED driver/Tcon 7 42 MIPS E EB LM 75 T° sensor
PNX doesn’t boot (SW cause) 2 53 Stby µP P BL PNX8550 SSB
Display 5 64 MIPS E BL / EB Altera Display
Monitored by
content, as this history can give significant information). This to ensure that old error codes are no longer present. If possible, check the entire contents of the error buffer. In some situations, an error code is only the result of another error code and not the actual cause (e.g. a fault in the protection detection circuitry can also lead to a protection). There are several mechanisms of error detection:
• Via error bits in the status registers of ICs.
• Via polling on I/O pins going to the stand-by processor.
• Via sensing of analog values on the stand-by processor or the PNX85500.
• Via a “not acknowledge” of an I
Take notice that some errors need several minutes before they start blinking or before they will be logged. So in case of problems wait 2 minutes from start-up onwards, and then check if the front LED is blinking or if an error is logged.
Error/
Error Buffer/
Prot
Blinking LED Device Defective Board
2
C communication.
Extra Info
• Rebooting. When a TV is constantly rebooting due to internal problems, most of the time no errors will be logged or blinked. This rebooting can be recognized via a ComPair interface and Hyperterminal (for Hyperterminal settings, see section “5.8 Fault Finding and Repair Tips
, 5.8.7
Logging). It’s shown that the loggings which are generated
by the main software keep continuing. In this case diagnose has to be done via ComPair.
• Error 13 (I
2
C bus 3, SSB bus blocked). Current situation: when this error occurs, the TV will constantly reboot due to the blocked bus. The best way for further diagnosis here, is to use ComPair.
• Error 14 (I
2
C bus 2, TV set bus blocked). Current situation: when this error occurs, the TV will constantly reboot due to the blocked bus. The best way for further diagnosis here, is to use ComPair.
• Error 18 (I
2
C bus 4, Tuner bus blocked). In case this bus is blocked, short the “SDM” solder paths on the SSB during startup, LAYER error 2 = 18 will be blinked.
• Error 15 (PNX8550 doesn’t boot). Indicates that the main processor was not able to read his bootscript. This error will point to a hardware problem around the PNX8550 (supplies not OK, PNX 8550 completely dead, I between PNX and Stand-by Processor broken, etc...). When error 15 occurs it is also possible that I blocked (NVM). I
2
C1 can be indicated in the schematics as
2
C link
2
C1 bus is
follows: SCL-UP-MIPS, SDA-UP-MIPS.
Other root causes for this error can be due to hardware problems regarding the DDR’s and the bootscript reading from the PNX8550.
• Error 16 (12V). This voltage is made in the power supply and results in protection (LAYER 1 error = 3) in case of absence. When SDM is activated we see blinking LED LAYER 2 error = 16.
• Error 17 (Invertor or Display Supply). Here the status of the “Power OK” is checked by software, no protection will occur during failure of the invertor or display supply (no picture), only error logging. LED blinking of LAYER 1 error = 3 in CSM, in SDM this gives LAYER 2 error = 17.
• Error 21 (PNX51X0). When there is no I towards the PNX51X0 after start-up, LAYER 2 error = 21 will be logged and displayed via the blinking LED procedure if SDM is switched on. This device is located on the 200 Hz panel from the display.
• Error 23 (HDMI). When there is no I towards the HDMI mux after start-up, LAYER 2 error = 23 will be logged and displayed via the blinking LED procedure if SDM is switched on.
• Error 24 (I2C switch). When there is no I communication towards the I
2
C switch, LAYER 2 error = 24 will be logged and displayed via the blinking LED procedure when SDM is switched on. Remark: this only works for TV sets with an I
2
C controlled screen included.
• Error 28 (Channel dec DVB-S). When there is no I communication towards the DVB-S channel decoder,
LAYER 2 error = 28 will be logged and displayed via the blinking LED procedure if SDM is switched on.
2
C communication
2
C communication
2
C
2
C
2010-Nov-19
back to
div. table
Page 25
Service Modes, Error Codes, and Fault Finding
EN 25Q552.1HE LA 5.
• Error 31 (Lnb controller). When there is no I2C communication towards this device, LAYER 2 error = 31 will be logged and displayed via the blinking LED procedure if SDM is activated.
• Error 34 (Tuner). When there is no I
2
C communication towards the tuner during start-up, LAYER 2 error = 34 will be logged and displayed via the blinking LED procedure when SDM is switched on.
• Error 35 (main NVM). When there is no I communication towards the main NVM during start-up, LAYER 2 error = 35 will be displayed via the blinking LED procedure when SDM is switched “on”. All service modes (CSM, SAM and SDM) are accessible during this failure, observed in the Uart logging as follows: "<< ERRO >>> PFPOW_.C: First Error (id19, Layer_1= 2 Layer_= 35)".
• Error 36 (Tuner DVB-S). When there is no I communication towards the DVB-S tuner during start-up, LAYER 2 error = 36 will be logged and displayed via the blinking LED procedure when SDM is switched “on”.
• Error 42 (Temp sensor). Only applicable for TV sets equipped with temperature devices.
• Error 53. This error will indicate that the PNX8550 has read his bootscript (when this would have failed, error 15 would blink) but initialization was never completed because of hardware problems (NAND flash, ...) or software initialization problems. Possible cause could be that there is no valid software loaded (try to upgrade to the latest main software version). Note that it can take a few minutes before the TV starts blinking LAYER 1 error = 2 or in SDM, LAYER 2 error = 53.
• Error 64. Only applicable for TV sets with an I screen.

5.6 The Blinking LED Procedure

5.6.1 Introduction

The blinking LED procedure can be split up into two situations:
• Blinking LED procedure LAYER 1 error. In this case the error is automatically blinked when the TV is put in CSM. This will be only one digit error, namely the one that is referring to the defective board (see table “5-2 Error code
overview”) which causes the failure of the TV. This
approach will especially be used for home repair and call centres. The aim here is to have service diagnosis from a distance.
• Blinking LED procedure LAYER 2 error. Via this procedure, the contents of the error buffer can be made visible via the front LED. In this case the error contains 2 digits (see table “5-2 Error code overview displayed when SDM (hardware pins) is activated. This is especially useful for fault finding and gives more details regarding the failure of the defective board.
Important remark:
For an empty error buffer, the LED should not blink at all in CSM or SDM. No spacer will be displayed.
2
C
2
C
2
C controlled
”) and will be
4. Six short blinks followed by a pause of 3 s
5. One long blink of 3 s to finish the sequence (spacer).
6. The sequence starts again.

5.6.2 How to Activate

Use one of the following methods:
• Activate the CSM. The blinking front LED will show only the latest layer 1 error, this works in “normal operation” mode or automatically when the error/protection is monitored by the Stand-by processor. In case no picture is shown and there is no LED blinking, read the logging to detect whether “error devices” are mentioned. (see section “5.8 Fault Finding and Repair
Tips, 5.8.7 Logging”).
• Activate the SDM. The blinking front LED will show the entire content of the LAYER 2 error buffer, this works in “normal operation” mode or when SDM (via hardware pins) is activated when the tv set is in protection.

5.7 Protections

5.7.1 Software Protections

Most of the protections and errors use either the stand-by microprocessor or the MIPS controller as detection device. Since in these cases, checking of observers, polling of ADCs, and filtering of input values are all heavily software based, these protections are referred to as software protections. There are several types of software related protections, solving a variety of fault conditions:
• Related to supplies: presence of the +5V, +3V3 and 1V2 needs to be measured, no protection triggered here.
• Protections related to breakdown of the safety check mechanism. E.g. since the protection detections are done by means of software, failing of the software will have to initiate a protection mode since safety cannot be guaranteed any more.
Remark on the Supply Errors
The detection of a supply dip or supply loss during the normal playing of the set does not lead to a protection, but to a cold reboot of the set. If the supply is still missing after the reboot, the TV will go to protection.
Protections during Start-up
During TV start-up, some voltages and IC observers are actively monitored to be able to optimise the start-up speed, and to assure good operation of all components. If these monitors do not respond in a defined way, this indicates a malfunction of the system and leads to a protection. As the observers are only used during start-up, they are described in the start-up flow in detail (see section “5.3 Stepwise Start-up

5.7.2 Hardware Protections

”).
When one of the blinking LED procedures is activated, the front LED will show (blink) the contents of the error buffer. Error codes greater then 10 are shown as follows:
1. “n” long blinks (where “n” = 1 to 9) indicating decimal digit
2. A pause of 1.5 s
3. “n” short blinks (where “n”= 1 to 9)
4. A pause of approximately 3 s,
5. When all the error codes are displayed, the sequence finishes with a LED blink of 3 s (spacer).
6. The sequence starts again.
Example: Error 12 8 6 0 0. After activation of the SDM, the front LED will show:
1. One long blink of 750 ms (which is an indication of the decimal digit) followed by a pause of 1.5 s
2. Two short blinks of 250 ms followed by a pause of 3 s
3. Eight short blinks followed by a pause of 3 s
back to
div. table
The only real hardware protection in this chassis appears in case of an audio problem e.g. DC voltage on the speakers. This protection will only affect the Class D audio amplifier (item 7D10; see diagram B03A) and puts the amplifier in a continuous burst mode (cyclus approximately 2 seconds).
Repair Tip
• There still will be a picture available but no sound. While the Class D amplifier tries to start-up again, the cone of the loudspeakers will move slowly in one or the other direction until the initial failure shuts the amplifier down, this cyclus starts over and over again. The headphone amplifier will also behaves similar.
2010-Nov-19
Page 26
EN 26 Q552.1HE LA5.
Service Modes, Error Codes, and Fault Finding

5.8 Fault Finding and Repair Tips

Read also section “5.5 Error Codes, 5.5.4 Error Buffer, Extra
Info”.

5.8.1 Ambilight

Due to degeneration process of the LED’s fitted on the ambi module, there can be a difference in the colour and/or light output of the spare ambilight modules in comparison with the originals ones contained in the TV set. Via SAM => alignments => ambilight, the spare module can be adjusted.

5.8.2 Audio Amplifier

The Class D-IC 7D10 has a powerpad for cooling. When the IC is replaced it must be ensured that the powerpad is very well pushed to the PWB while the solder is still liquid. This is needed to insure that the cooling is guaranteed, otherwise the Class D­IC could break down in short time.

5.8.3 AV PIP

To check the AV PIP board (if present) functionality, a dedicated tespattern can be invoke as follows: select the “multiview” icon in the User Interface and press the “OK” button. Apply for the main picture an extended source, e.g. HDMI input. Proceed by entering CSM (push ‘123654’ on the remote control) and press the yellow button. A coloured testpattern should appear now, generated by the AV PIP board (this can take a few seconds).
• +5V-TUN supply voltage (5V nominal) for tuner and IF amplifier.
+3V3-STANDY (3V3 nominal) is the permanent voltage, supplying the Stand-by microprocessor inside PNX85500.
Supply voltage +1V1 is started immediately when +12V voltage becomes available (+12V is enabled by STANDBY signal when "low"). Supply voltages +3V3, +2V5, +1V8, +1V2 and +5V-TUN are switched "on" by signal ENABLE-3V3 when "low", provided that +12V (detected via 7U40 and 7U41) is present.
+12V is considered OK (=> DETECT2 signal becomes "high", +12V to +1V8, +12V to +3V3, +12V to +5V DC-DC converter can be started up) if it rises above 10V and doesn’t drop below 9V5. A small delay of a few milliseconds is introduced between the start-up of 12V to +1V8 DC-DC converter and the two other DC-DC converters via 7U48 and associated components.
Description DVB-S2:
• LNB-RF1 (0V = disabled, 14V or 18V in normal operation) LNB supply generated via the second conversion channel of 7T03 followed by 7T50 LNB supply control IC. It provides supply voltage that feeds the outdoor satellite reception equipment.
• +3V3-DVBS (3V3 nominal), +2V5-DVBS (2V5 nominal) and +1V-DVBS (1.03V nominal) power supply for the silicon tuner and channel decoder. +1V-DVBS is generated via a 5V to 1V DC-DC converter and is stabilized at the point of load (channel decoder) by means of feedback signal SENSE+1V0-DVBS. +3V3-DVBS and +2V5-DVBS are generated via linear stabilizers from +5V-DVBS that by itself is generated via the first conversion channel of 7T03.

5.8.4 CSM

When CSM is activated and there is a USB stick connected to the TV, the software will dump the complete CSM content to the USB stick. The file (Csm.txt) will be saved in the root of the USB stick. If this mechanism works it can be concluded that a large part of the operating system is already working (MIPS, USB...)

5.8.5 DC/DC Converter

Description basic board
The basic board power supply consists of 4 DC/DC converters and 5 linear stabilizers. All DC/DC converters have +12V input voltage and deliver:
• +1V1 supply voltage (1.15V nominal), for the core voltage of PNX85500, stabilized close to the point of load; SENSE+1V1 signal provides the DC-DC converter the needed feedback to achieve this.
• +1V8 supply voltage, for the DDR2 memories and DDR2 interface of PNX85500.
• +3V3 supply voltage (3.30V nominal), overall 3.3 V for onboard IC’s, for non-5000 series SSB diversities only.
• +5V (5.15V nominal) for USB, WIFI and Conditional Access Module and +5V5-TUN for +5V-TUN tuner stabilizer.
The linear stabilizers are providing:
• +1V2 supply voltage (1.2V nominal), stabilized close to PNX85500 device, for various other internal blocks of PNX85500; SENSE+1V2 signal provides the needed feedback to achieve this.
• +2V5 supply voltage (2.5V nominal) for LVDS interface and various other internal blocks of PNX85500; for 5000 series SSB diversities the stabilizer is 7UD2 while for the other diversities 7UC0 is used.
• +3V3 supply voltage (3V3 nominal) for 5000 series SSB diversities, provided by 7UD3; in this case the 12V to 3V3 DC-DC converter is not present.
At start-up, +24V becomes available when STANDBY signal is "low" (together with +12V for the basic board), when +3V3 from the basic board is present the two DC-DC converters channels inside 7T03 are activated. Initially only the 24V to 5V converter (channel 1 of 7T03 generating +5V-DVBS) will effectively work, while +V-LNB is held at a level around 11V7 via diode 6T55. After 7T05 is initialized, the second channel of 7T03 will start and generates a voltage higher then LNB-RF1 with 0V8. +5V­DVBS start-up will imply +3V3-DVBS start-up, with a small delay of a few milliseconds => +2V5-DVBS and +1V-DVBS will be enabled.
If +24V drops below +15V level then the DVB-S2 supply will stop, even if +3V3 is still present.
Debugging
The best way to find a failure in the DC/DC converters is to check their start-up sequence at power “on” via the mains cord, presuming that the stand-by microprocessor and the external supply are operational. Take STANDBY signal "high"-to-"low" transition as time reference. When +12V becomes available (maximum 1 second after STANDBY signal goes "low") then +1V1 is started immediately. After ENABLE-3V3 goes "low", all the other supply voltages should rise within a few milliseconds.
Tips
• Behaviour comparison with a reference TV550 platform can be a fast way to locate failures.
• If +12V stays "low", check the integrity of fuse 1U40.
• Check the integrity (at least no short circuit between drain and source) of the power MOS-FETs before starting up the platform in SDM, otherwise many components might be damaged. Using a ohmmeter can detect short circuits between any power rail and ground or between +12V and any other power rail.
• Short circuit at the output of an integrated linear stabilizer (7UC0, 7UD2 or 7UD3) will heat up this device strongly.
• Switching frequencies should be 500 kHz ...600 kHz for 12 V to 1.1 V and 12 V to 1.8 V DC-DC converters,
2010-Nov-19
back to
div. table
Page 27
Service Modes, Error Codes, and Fault Finding
EN 27Q552.1HE LA 5.
900 kHz for 12 V to 3.3 V and 12 V to 5 V DC-DC converters. The DVB-S2 supply 24 V to 5 V and 24 V to +V LNB DC-DC converters operates at 300 kHz while for 5 V to 1.1 V DC-DC converter 900 kHz is used.

5.8.6 Exit “Factory Mode”

When an “F” is displayed in the screen’s right corner, this means the set is in “Factory” mode, and it normally happens after a new SSB is mounted. To exit this mode, push the “VOLUME minus” button on the TV’s local keyboard for 10 seconds (this disables the continuous mode). Then push the “SOURCE” button for 10 seconds until the “F” disappears from the screen.

5.8.7 Logging

When something is wrong with the TV set (f.i. the set is rebooting) you can check for more information via the logging in Hyperterminal. The Hyperterminal is available in every Windows application via Programs, Accessories, Communications, Hyperterminal. Connect a “ComPair UART”­cable (3138 188 75051) from the service connector in the TV to the “multi function” jack at the front of ComPair II box. Required settings in ComPair before starting to log:
- Start up the ComPair application.
- Select the correct database (open file “Q55X.X”, this will set the ComPair interface in the appropriate mode).
- Close ComPair After start-up of the Hyperterminal, fill in a name (f.i. “logging”) in the “Connection Description” box, then apply the following settings:
1. COMx
2. Bits per second = 115200
3. Data bits = 8
4. Parity = none
5. Stop bits = 1
6. Flow control = none During the start-up of the TV set, the logging will be displayed. This is also the case during rebooting of the TV set (the same logging appears time after time). Also available in the logging is the “Display Option Code” (useful when there is no picture), look for item “DisplayRawNumber” in the beginning of the logging. Tip: when there is no picture available during rebooting you are able to check for “error devices” in the logging (LAYER 2 error) which can be very helpful to determine the failure cause of the reboot. For protection state, there is no logging.

5.8.8 Guidelines Uart logging

Uart loggings reporting fault conditions, error messages, error codes, fatal errors:
• Failure messages should be checked and investigated.For instance fatal error on the PNX51x0: check startup of the back-end processor, supplies..reset, I
2
C bus. => error
mentioned in the logging as: *51x0 failed to start by itself*.
• Some failures are indicated by error codes in the logging, check with error codes table (see Table “5-2 Error code
overview”).e.g. => <<<ERROR>>>PLFPOW_MERR.C :
First Error (id=10,Layer_1=2,Layer_2=23).
2
• I
C bus error mentioned as e.g.: “ I2C bus 4 blocked”.
• Not all failures or error messages should be interpreted as fault.For instance root cause can be due to wrong option codes settings => e.g. “DVBS2Suppoprted : False/True.
In the Uart log startup script we can observe and check the enabled loaded option codes.
Defective sectors (bad blocks) in the Nand Flash can also be reported in the logging.
Startup in the SW upgrade application and observe the Uart logging:
Starting up the TV set in the Manual Software Upgrade mode will show access to USB, meant to copy software content from USB to the DRAM.Progress is shown in the logging as follows: “cosupgstdcmds_mcmdwritepart: Programming 102400 bytes, 40505344 of 40607744 bytes programmed”.
Startup in Jett Mode:
Check Uart logging in Jet mode mentioned as : “JETT UART READY”.
Uart logging changing preset:
=> COMMAND: calling DFB source = RC6, system=0, key = 4”.

5.8.9 Loudspeakers

Make sure that the volume is set to minimum during disconnecting the speakers in the ON-state of the TV. The audio amplifier can be damaged by disconnecting the speakers during ON-state of the set!

5.8.10 PSL

In case of no picture when CSM (test pattern) is activated and backlight doesn’t light up, it’s recommended first to check the inverter on the PSL + wiring (LAYER 2 error = 17 is displayed in SDM).
Description possible cases:
Uart loggings are displayed:
• When Uart loggings are coming out, the first conclusion we can make is that the TV set is starting up and communication with the flash RAM seems to be supported. The PNX85500 is able to read and write in the DRAMs.
• We can not yet conclude : Flash RAM and DRAMs are fully operational/reliable.There still can be errors in the data transfers, DRAM erros, read/write speed and timing control.
No Uart logging at all:
• In case there is no Uart logging coming out, check if the startup script can be send over the I
2
C bus (3 trials to
startup) + power supplies are switched on and stable.
• No startup will end up in a blinking LED status : error LAYER 1 = “2”, error LAYER 2 = “53” (startup with SDM solder paths short).
• Error LAYER 2 = “15” (hardware cause) is more related to a supply issue while error LAYER 2 = “53” (software cause) refers more to boot issues.

5.8.11 Tuner

Attention: In case the tuner is replaced, always check the tuner options!

5.8.12 Display option code

Attention: In case the SSB is replaced, always check the display option code in SAM, even when picture is available. Performance with the incorrect display option code can lead to unwanted side-effects for certain conditions.
New in this chassis:
While in the download application (start up in TV mode + “OK” button pressed), the display option code can be changed via 062598 HOME XXX special SAM command (XXX=display option in 3 digits).
back to
div. table
2010-Nov-19
Page 28
EN 28 Q552.1HE LA5.
H_16771_007a.eps
START
C onnec t the US B stick to the set,
go to SAM and save the current TV settings via “Upload to USB”
Set is still oper ating?
Yes
1.
Discon nect the WiF i module f rom the PC I conn ector (only for Q549.x SSB)
2. Replace the SSB by a Service SSB.
3. Place the WiFi module in the PCI connector.
4. Mount the Service SSB in the set.
Set behaviour?
Yes
No
No
Ins truction note SSB replacemen t Q543.x, Q548.x, Q549.x, and Q55x.x
Before starting:
- prepare a USB memory stick with the latest software
- download the latest Main Software (Fus) from www.p4c.philips.com
- unzip this file
- create a folder ”upgrades” in the root of a USB stick (size > 50 MB) and save the autorun.upg file in this "upgrades" folder. Note: it is possible to rename this file, e.g."Q54x_SW_version.upg"; this in case there are more than one "autorun.upg" files on the USB stick.
No pic ture displayed
Pic ture displayed
Set is starting up without software upgrade menu appearing on screen
Pic ture displayed
Set is starting up with software upgrade menu appearing on screen
Due to a possible wrong display option code in the received Service SSB (NVM), it’s possible that no picture is displayed. Due to this
the download application will not be shown either. This tree enables you to load the main software step-by-step via the UART logging on the PC (this for visual feedback).
Start-up the set
1) Start up the TV set, equiped with the Service
SSB,
and enable the UART logging on the PC.
2) The TV set will start-up automatically in the
download application if main TV software is not loaded.
3) Plug the prepared USB stick into the TV set. Follow the
instructions in the UART log file, press “Right” cursor key to enter
the list. Navigate to the “autorun.upg” file in the UART logging
printout via the cursor keys on the remote control. When the
correct file is selected, press
“Ok”.
4) Press "Down" cursor and “Ok” to start flashing the main TV software. Printouts like: “L: 1-100%, V: 1-100% and
P: 1-100%” should be visible now in the UART logging.
5) Wait until the message “Operation successful !” is logged in
the UART log and remove all inserted media. Restart the TV set.
1) Plug the USB stick into the TV set a
nd select
the “autorun .upg” file in the displayed browser.
2) Now the main software will be loaded automatically,
supported by a progress bar.
3) Wait until the message “Operation successful !” is displayed and remove all inserted media. Restar t the TV set.
Set the correct “Display code” via “06259
8 -HOME- xxx” where
“xxx” is the 3 digit display panel code (see sticker on the side
or bottom of the cabinet)
After entering the “Display Option” code, the set is going to
Standby
(= validation of code)
Restart the set
Connect PC via the ComPair interface to Service connector.
Start TV in Jett mode (DVD I + (OSD))
Open ComPair browser Q54x
Program set type number, serial number, and di
splay 12 NC
Program E - DFU if needed.
Go to SAM and reload settings
via “Download from USB” function.
In case of settings reloaded from USB, the set type, serial number, display 12 NC, are automatically stored when entering display options.
- Check if correct “display option” code is programmed.
- Verify “option codes” according to sticker inside the set.
- Default
settings for “white drive” > see Service Manual.
Q54x.E SSB Board swap – VDS Updated 22-03-2010
If not already done:
Check latest software on Service website.
Update main and Stand-by software via USB.
Check and perform alignments in SAM according to the
Service Manual. Option codes, colour temperature, etc.
Final check of a
ll menus in CSM.
Special attention for HDMI Keys and Mac address.
Check if E - D F U is present.
End
Attention point for Net TV: If the set type and serial number are not filled in, the Net TV functionality will not work. It will not be possible to connect to the internet.
Saved settings on USB stick?

5.8.13 SSB Replacement

Follow the instructions in the flowchart in case a SSB has to be exchanged. See figure “SSB replacement flowchart”.
Service Modes, Error Codes, and Fault Finding
2010-Nov-19
Figure 5-16 SSB replacement flowchart
back to
div. table
Page 29
Service Modes, Error Codes, and Fault Finding
H_16771_007b.eps
100322
Resta rt the set
Set is starting up in Factory mode
Set is starting up in Factory mode?
Noisy picture with bands/lines is visible and the
RED LED is continuous on.
An “F” is displayed (and the HDMI 1
input is displayed).
- Press the “volume minus” button on the TVs local keyboard for 5 ~10 seconds
- Press the “SOURCE” button for 10 seconds until the “F” disappears
from the screen or the noise on the screen is replaced by “blue mute”
The noise on the screen is replaced
with the
blue mute or the “F” is disappeared!
Unplug the mains cord to verify the correct
disabling of the Factory mode.
Program display option code
via “062598 MENU”, followed by
the 3 digits code of the display
(this code can be found
on a sticker on - or inside - the set).
After entering “display option” code, the set is
going in stand-by mode (= validation of code)
EN 29Q552.1HE LA 5.
Figure 5-17 SSB replacement flowchart - Factory mode
back to
div. table
2010-Nov-19
Page 30
EN 30 Q552.1HE LA5.
18753_211_100811.eps
100811
Service Modes, Error Codes, and Fault Finding

5.9 Software Upgrading

5.9.1 Introduction

The set software and security keys are stored in a NAND­Flash, which is connected to the PNX85500.
It is possible for the user to upgrade the main software via the USB port. This allows replacement of a software image in a stand alone set, without the need of an E-JTAG debugger. A description on how to upgrade the main software can be found in the electronic User Manual.
Important: When the NAND-Flash must be replaced, a new SSB must be ordered, due to the presence of the security keys! (CI +, MAC address, ...). Perform the following actions after SSB replacement:
1. Set the correct option codes (see sticker inside the TV).
2. Update the TV software => see the eUM (electronic User Manual) for instructions.
3. Perform the alignments as described in chapter 6 (section
6.5 Reset of Repaired SSB
4. Check in CSM if the CI + key, MAC address.. are valid.
For the correct order number of a new SSB, always refer to the Spare Parts list!

5.9.2 Main Software Upgrade

• The “UpgradeAll.upg” file is only used in the factory.
2010-Nov-19
).
Figure 5-18 SSB start-up
back to
div. table
Automatic Software Upgrade
In “normal” conditions, so when there is no major problem with the TV, the main software and the default software upgrade application can be upgraded with the “AUTORUN.UPG” (FUS part of the one-zip file: e.g. 3104 337 05661 _FUS _Q555X_ x.x.x.x_prod.zip). This can also be done by the consumers themselves, but they will have to get their software from the commercial Philips website or via the Software Update Assistant in the user menu (see eUM). The “autorun.upg” file must be placed in the root of the USB stick. How to upgrade:
1. Copy “AUTORUN.UPG” to the root of the USB stick.
2. Insert USB stick in the set while the set is operational. The set will restart and the upgrading will start automatically. As soon as the programming is finished, a message is shown to remove the USB stick and restart the set.
Manual Software Upgrade
In case that the software upgrade application does not start automatically, it can also be started manually. How to start the software upgrade application manually:
1. Disconnect the TV from the Mains/AC Power.
2. Press the “OK” button on a Philips TV remote control or a Philips DVD RC-6 remote control (it is also possible to use a TV remote in “DVD” mode). Keep the “OK” button pressed while reconnecting the TV to the Mains/AC Power.
3. The software upgrade application will start.
Attention!
In case the download application has been started manually, the “autorun.upg” will maybe not be recognized. What to do in this case:
1. Create a directory “UPGRADES” on the USB stick.
Page 31
Service Modes, Error Codes, and Fault Finding
2. Rename the “autorun.upg” to something else, e.g. to “software.upg”. Do not use long or complicated names, keep it simple. Make sure that “AUTORUN.UPG” is no longer present in the root of the USB stick.
3. Copy the renamed “upg” file into this directory.
4. Insert USB stick into the TV.
5. The renamed “upg” file will be visible and selectable in the upgrade application.
Back-up Software Upgrade Application
If the default software upgrade application does not start (could be due to a corrupted boot sector) via the above described method, try activating the “back-up software upgrade application”. How to start the “back-up software upgrade application” manually:
1. Disconnect the TV from the Mains/AC Power.
2. Press the “CURSOR DOWN”-button on a Philips TV remote control while reconnecting the TV to the Mains/AC Power.
3. The back-up software upgrade application will start.

5.9.3 Stand-by Software Upgrade via USB

In this chassis it is possible to upgrade the Stand-by software via a USB stick. The method is similar to upgrading the main software via USB. Use the following steps:
1. Create a directory “UPGRADES” on the USB stick.
2. Copy the Stand-by software (part of the one-zip file, e.g. StandbyFactory_88.0.0.0.upg) into this directory.
3. Insert the USB stick into the TV.
4. Start the download application manually (see section “
Manual Software Upgrade”.
5. Select the appropriate file and press the “OK” button to upgrade.
EN 31Q552.1HE LA 5.

5.9.4 Content and Usage of the One-Zip Software File

Below the content of the One-Zip file is explained, and instructions on how and when to use it.
• AmbiCpld_Q55XX_x.x.x.x_prod.zip. Contains the program instruction and software content, needed to upgrade the ambilight CPLD on the TV550 platform.
• BalanceFPGA_Q555X_x.x.x.x_prod.zip. Contains the BalanceFPGA software in “upg” format.
• FUS_Q555X_x.x.x.x_prod.zip. Contains the “autorun.upg” which is needed to upgrade the TV main software and the software download application.
• PNX5130UPG_Q555X_x.x.x.x_prod.zip. Contains the PNX5130 software in “upg” format.
• StandbySW_Q555X_x.x.x.x_prod.zip. Contains the StandbyFactory software in “upg” format.
• ProcessNVM_Q55XX_x.x.x.x_prod.zip. Default NVM content. Must be programmed via ComPair or can be loaded via USB, be aware that all alignments stored in NVM are overwritten here.

5.9.5 UART logging 2K10 (see section “5.8 Fault Finding and

Repair Tips, 5.8.7 Logging)
back to
div. table
2010-Nov-19
Page 32
EN 32 Q552.1HE LA6.

6. Alignments

Alignments
Index of this chapter:

6.1 General Alignment Conditions

6.2 Hardware Alignments

6.3 Software Alignments

6.4 Option Settings
6.5 Reset of Repaired SSB
6.6 Total Overview SAM modes
6.1 General Alignment Conditions
Perform all electrical adjustments under the following conditions:
• Power supply voltage: 90 - 264 V
• Connect the set to the mains via an isolation transformer with low internal resistance.
• Allow the set to warm up for approximately 15 minutes.
• Measure voltages and waveforms in relation to correct ground (e.g. measure audio signals in relation to AUDIO_GND). Caution: It is not allowed to use heat sinks as ground.
• Test probe: Ri > 10 MΩ, Ci < 20 pF.
• Use an isolated trimmer/screwdriver to perform alignments.

6.1.1 Alignment Sequence

• First, set the correct options: – In SAM, select “Option numbers”. – Fill in the option settings for “Group 1” and “Group 2”
according to the set sticker (see also paragraph 6.4
Option Settings).
– Press OK on the remote control before the cursor is
moved to the left.
– In submenu “Option numbers” select “Store” and press
OK on the RC.
•OR: – In main menu, select “Store” again and press OK on
the RC.
– Switch the set to Stand-by.
• Warming up (>15 minutes).
, 50/ 60 ± 3 Hz.
AC
6.2 Hardware Alignments
Not applicable.
6.3 Software Alignments
Put the set in SAM mode (see Chapter 5. Service Modes, Error
Codes, and Fault Finding). The SAM menu will now appear on
the screen. Select ALIGNMENTS and go to one of the sub menus. The alignments are explained below. The following items can be aligned:
• White point
• Ambilight
• TCON Alignment
• Reset TCON Alignment.
To store the data:
• Press OK on the RC before the cursor is moved to the
left
• In main menu select “Store” and press OK on the RC
• Switch the set to stand-by mode.
For the next alignments, supply the following test signals via a video generator to the RF input:
• EU/AP-PAL models: a PAL B/G TV-signal with a signal strength of at least 1 mV and a frequency of 475.25 MHz
• US/AP-NTSC models: an NTSC M/N TV-signal with a signal strength of at least 1 mV and a frequency of 61.25 MHz (channel 3).
• LATAM models: an NTSC M TV-signal with a signal strength of at least 1 mV and a frequency of 61.25 MHz (channel 3).

6.3.1 PC mode display adjustment

General set-up
Alignment set-up diagram
The alignment has to be done in a subdued lighted room. The ambient Light may be maximum 5 NIT.
Equipment requirement
Minolta Colour Analyser CA-210 / CS-200 and Quantum Data 802BT Video Test Generator.
Input signal types
Apply full white pattern to the HDMI input, apply 1080p 60 Hz.
Alignment set-up:
1. Input pattern for White Point alignment.
2. Press “0 0 0 1 8 3 MUTE” to enter the iTV mode.
3. The alignment has to be made for “Cool”, “Normal” and “Warm” settings.
4. Use a contactless analyzer for the LCD display.
Alignment method
1. Place the colour sensor of the meter at the centre of the screen with standard orientation (at 0 degree orientation).
2. Set the meter in (T, Duv) or (x, y).
3. Set the picture format to Unscaled, set the light sensor to off, set the brightness to 50, set the colour to 50 and set the contrast to 100.
4. Set colour temperature to “COOL”.
5. White point red, White point green, White point blue register must be set to maximum value of 128.
6. Press “0 6 2 5 9 6 INFO” to enter BE factory mode.
7. At SAM mode menu, adjust the SCALER_GAIN_R, SCALER_GAIN_G, SCALER_GAIN_B values to meet “COOL” colour coordinates specification below. Then store those values to NVM.
Alignment requirement at the centre of the screen
Pre-check panel whether the uniformity is correct and check the initial surface luminance, white tone colour R/G/B gain =
128.
• 22" panel : > 300 cd/m
• 26" panel : > 400 cd/m
• 32" panel : > 450 cd/m
Adjusting “Scaler Gain” in factory mode. These R/G/B gain value < 128 to avoid saturation at the 11-step grey pattern.
This group setting of colour temperature will be applied automatically to the TV / VGA / HDMI / AV sources.
Table 6-1 The 1931 CIE chromaticity (x, y) by CS-200
Picture Mode x y
Normal (9000K) 0.287 ±0.003 0.296 ±0.003
Cool (11000K) 0.276 ±0.003 0.282 ±0.003
Warm (6500K) 0.313 ±0.003 0.329 ±0.003
If you do not have a colour analyser, you can use the default values. This is the next best solution. The default values are average values coming from production.
2
.
2
.
2
.
2010-Nov-19
back to
div. table
Page 33
Alignments
EN 33Q552.1HE LA 6.
• Select a colour temperature (e.g. COOL, NORMAL, or WARM).
• Set the RED, GREEN and BLUE default values according to the values in Table 6-2
• When finished press OK on the RC, then press STORE (in the SAM root menu) to store the aligned values to the NVM.
• Restore the initial picture settings after the alignments.
Table 6-2 White tone default settings
Colour temperature
Red Green Blue
Picture mode
Screen size
Normal (9000K) 22" 128 127 128
26" 128 121 128
32" 128 128 125
Cool (11000K) 22" 121 122 128
26" 119 115 128
32" 123 126 128
Warm (6500K) 22" 128 124 112
26" 128 114 107
32" 128 128 102

6.4 Option Settings

6.4.1 Introduction

The microprocessor communicates with a large number of I ICs in the set. To ensure good communication and to make digital diagnosis possible, the microprocessor has to know which ICs to address. The presence / absence of these PNX51XX ICs (back-end advanced video picture improvement IC which offers motion estimation and compensation features (commercially called HDNM) plus integrated Ambilight control) is made known by the option codes.
Notes:
• After changing the option(s), save them by pressing the OK button on the RC before the cursor is moved to the left, select STORE in the SAM root menu and press OK on the RC.
• The new option setting is only active after the TV is switched “off” / “stand-by” and “on” again with the mains switch (the NVM is then read again).

6.4.2 Dealer Options

For dealer options, in SAM select “Dealer options”. See Table 6-4 SAM mode overview

6.4.3 (Service) Options

Select the sub menu's to set the initialisation codes (options) of the model number via text menus. See Table 6-4 SAM mode overview

6.4.4 Opt. No. (Option numbers)

Select this sub menu to set all options at once (expressed in two long strings of numbers). An option number (or “option byte”) represents a number of different options. When you change these numbers directly, you can set all options very quickly. All options are controlled via eight option numbers. When the NVM is replaced, all options will require resetting. To be certain that the factory settings are reproduced exactly, you must set both option number lines. You can find the correct option numbers on a sticker inside the TV set. Example: The options sticker gives the following option numbers:
• 08192 00133 01387 45160
.
.
2
C
• 12232 04256 00164 00000 The first line (group 1) indicates hardware options 1 to 4, the second line (group 2) indicate software options 5 to 8. Every 5-digit number represents 16 bits (so the maximum value will be 65536 if all options are set). When all the correct options are set, the sum of the decimal values of each Option Byte (OB) will give the option number.
Diversity
Not all sets with the same Commercial Type Number (CTN) necessarily have the same option code! Use of Alternative BOM => an alternative BOM number usually indicates the use of an alternative display or power supply. This results in another display code thus in another Option code. Refer to table 2-1 Described Model Numbers and Diversity

6.4.5 Option Code Overview

Refer to the sticker in the set for the correct option codes. Important: after having edited the option numbers as described above, you must press OK on the remote control
before the cursor is moved to the left!

6.4.6 Display Code Overview

In SAM, after resetting theDisplay code, restart the set immediately.
Table 6-3 Display code overview
CTN_ALT BOM# Panel Type Panel ID
22HFL4372D/10
26HFL4372D/10 LGD LC260EXN-SCB1 281
32HFL4372D/10 LGD LC320WXN-SCA1 246

6.5 Reset of Repaired SSB

A very important issue towards a repaired SSB from a Service repair shop (SSB repair on component level) implies the reset of the NVM on the SSB. A repaired SSB in Service should get the service Set type “00PF0000000000” and Production code “00000000000000”. Also the virgin bit is to be set. To set all this, you can use the ComPair tool or use the “NVM editor” and “Dealer options” items in SAM (do not forget to “store”).
After a repaired SSB has been mounted in the set (set repair on board level), the type number (CTN) and production code of the TV has to be set according to the type plate of the set. For this (new in this platform), you can use the NVM editor in SAM. This action also ensures the correct functioning of the “Net TV” feature and access to the Net TV portals. The loading of the CTN and production code can also be done via ComPair (Model number programming).
In case of a display replacement, reset the “Operation hours display” to “0”, or to the operation hours of the replacement display.

6.5.1 SSB identification

Whenever ordering a new SSB, it should be noted that the correct ordering number (12nc) of a SSB is located on a sticker on the SSB. The format is <12nc SSB><serial number>. The ordering number of a “Service” SSB is the same as the ordering number of an initial “factory” SSB.
back to
div. table
.
LGD LC216EXN-SCA1 282
2010-Nov-19
Page 34
EN 34 Q552.1HE LA6.
18310_221_090318.eps
090319
Figure 6-1 SSB identification

6.6 Total Overview SAM modes

Table 6-4 SAM mode overview

Alignments
Main Menu Sub-menu 1 Sub-menu 2 Sub-menu 3 Description
Hardware Info A. SW version e.g. “Q5521_0.33.0.0 Display TV & Stand-by SW version and CTN serial
B. Stand-by processor version e.g. “STDBY_42.42.0.0”
C. Production code e.g. “see type plate”
Operation hours Displays the accumulated total of operation hours.TV
Errors Displayed the most recent errors
Reset error buffer Clears all content in the error buffer
Alignment White point Colour temperature Normal 3 different modes of colour temperature can be
Warn
Cool
White point red LCD White Point Alignment. For values,
White point green
White point blue
Ambilight Select module
Brightness
Select matrix
TCON alignment used when a new display code (after a SSB
Reset TCON alignment used when a new display code (after a SSB
Dealer options Virgin mode Off/On Select Virgin mode On/Off. TV starts up / does not
E-sticker Off/On Select E-sticker On/Off (USP’s on-screen)
Auto store mode None
PDC/VPS
TXT page
PDC/VPS/TXT
number
switched “on/off” & every 0.5 hours is increase one
selected
see Table 6-2 White tone default settings
exchange) is keyed-in and if you have alignment values from production
exchange) is keyed-in and if you do not have alignment values from production
start up (once) with a language selection menu after the mains switch is turned “on” for the first time (virgin mode)
2010-Nov-19
back to
div. table
Page 35
Alignments
Main Menu Sub-menu 1 Sub-menu 2 Sub-menu 3 Description
Options Digital broadcast DVB Off/On Select DVB On/Off
Digital features Ethernet Off/On Select Ethernet On/Off
Display Screen 237 / LCD Sharp D3GA23 46" Displayed the panel code & type model
Video reproduction Light sensor Off/On Select Light sensor On/Off
Audio reproduction Acoustic system Cabinet design used for setting dynamic audio
DVB - T installation Off/On or Country dependent Select DVB T installation On/Off or by country
DVB - T light Off/On Select DVB T light On/Off
DVB - C Off/On Select DVB C On/Off
DVB - C installation Off/On or Country dependent Select DVB C installation On/Off or by country
DVB - C light Off/On Select DVB C light On/Off
DVB - S Off/On Select DVB S On/Off
Over the air download Off/On or Country dependent Select Over the air download On/Off or by country
8 days EPG Off/On Select 8 day EPG On/Off
Wi-Fi Off/On Select Wi-Fi On/Off
DLNA Off/On Select DLNA On/Off
On-line service On On-line service is On
Videostore SD card slot Off/On Select Videostore SD card slot On/Off
Multiview Off/On Select Multiview On/Off
Internet software update Off Internet software update is Off
LightGuide Off/On Select LightGuide On/Off
Display fans Not present/Present Select Display fans Present/Not present
Temperature sensor No sensor/On backside/In display/
Temperature LUT 0 N.A.
E-box & monitor Off/On Select E-box & monitor On/Off
Light sensor type 0/1/2/3 Select Light sensor type form 0 to 3 (for difference
Super resolution Off/On Super resolution Off/On
Smart bit enhancement Off/On Smart bit enhancement Off/On
Pixel Plus type Pixel Plus HD Select type of picture improvement
Natural motion type Perfect Natural Motion Natural motion type selection
Ambilight None Select type of Ambilight modules use
Ambilight sunset Off/On Ambilight sunset On/Off
On SSB
Perfect Pixel HD
Pixel Precise HD
HD Natural Motion
2 sided 3/3
2 sided 4/4
2 sided 5/5
2 sided 6/6
2 sided 7/7
3 sided 5/5/5
3 sided 6/6/6
3 sided 7/7/7
3 sided 6/9/6
Sensor present Yes/No and in case Yes, where
styling)
parameters
EN 35Q552.1HE LA 6.
back to
div. table
2010-Nov-19
Page 36
EN 36 Q552.1HE LA6.
Main Menu Sub-menu 1 Sub-menu 2 Sub-menu 3 Description
Source selection EXT1/AV1 type SCART CVBS RGB LR Select input source when connected with external
Miscellaneous Region Europe Select Region/country
Option numbers Group 1 e.g. “00008.01793.15421.08192” The first line (group 1) indicates hardware options 1
Group 2 e.g. “44013.34315.00000.00000” The second line (group 2) indicates software options
Store Store after changing
Initialise NVM N.A.
Store Select Store in the SAM root menu after making any
Operation hours display 0003 In case the display must be swapped for repair, you
Software maintenance Software events Display Display information is for development purposes
Hardware events Display Display information is for development purposes
Test setting Digital info Centre frequency: 774605208
Install start frequency 000 Install start frequency from “0” MHz
Install end frequency 999 Install end frequency as “999” MHz
Default install frequency
Installation Digital only Select Digital only or Digital + Analogue before
Alignments
CVBS Y/C YPbPr LR
CVBS Y/C YPbPr HV LR
EXT2/AV2 type SCART CVBS RGB LR Select input source when connected with external
CVBS LR
YPbPr LR
None
EXT3/AV3 type None Select input source when connected with external
CVBS
CVBS LR
CVBS Y/C LR
YPbPr
YPbPr LR
YPbPr HV LR
SIDE I/O Off/On Select SIDE I/O On/Off
S-VIDEO (Y/C) Off/On Select S-VIDEO (Y/C) On/Off
HDMI 2 Off/On Select HDMI 2 On/Off
HDMI 3 Off/On Select HDMI 3 On/Off
HDMI side Off/On Select HDMI side On/Off
HDMI CEC Viewport 21:9 Off/On Select HDMI CEC Viewport 21:9 On/Off
HDMI CEC OneUX seamless Off/On Select HDMI CEC OneUX seamless On/Off
AP-PAL-Multi
China
Australia
Latam
Russia
Tuner type Select type of Tuner used
Hotel mode Off Hotel mode is Off
Clear
Test reboot
Test cold reboot
Test application crash
Clear
QAM modulation: None Display information is for development purposes
Symbol rate:
Original network ID: 0
Network ID: 0
Transport stream ID: 0
Service ID: 0
Hierarchical modulation: 0
Selected video PID: 0
Selected main audio PID: 0
Selected 2nd audio PID: 0
Digital + Analogue
equipment
equipment
equipment
to 4
5 to 8
changes
can reset the “”Display operation hours” to “0”. So, this one does keeps up the lifetime of the display itself (mainly to compensate the degeneration behaviour)
installation
2010-Nov-19
back to
div. table
Page 37
Alignments
Main Menu Sub-menu 1 Sub-menu 2 Sub-menu 3 Description
Development file versions
Upload to USB All To upload several settings from the TV to an USB
Download from USB All To download several settings from the USB stick to
NVM editor Type number see type plate NVM editor; re key-in type number and production
Development 1 file version Display parameters DISPT6.0.9.8 Display information is for development purposes
Development 2 file version 12NC one zip software Display information is for development purposes
Channel list
Personal settings
Option codes
Alignments
Identification data
History list
Channel list
Personal settings
Option codes
Alignments
Identification data
AG code see type plate
Acoustics parameters ACSTS
0.39.6.16
PQ - TV550 1.0.22.1
PQS- Profile set
PQF - Fixed settings
PQU - User styles
Ambilight parameters PRFAM 5.0.2.4
Initial main software
NVM version Q55x1_0.3.1.0
Flash units software
Temp com file version none
stick
the TV
code after SSB replacement
EN 37Q552.1HE LA 6.
back to
div. table
2010-Nov-19
Page 38
EN 38 Q552.1HE LA7.
18770_244_100203.eps
100219

7. Circuit Descriptions

Circuit Descriptions
Index of this chapter:

7.1 Introduction

7.2 Power Supply
7.3 DC/DC Converters
7.4 Front-End Analogue and DVB-T, DVB-C; ISDB-T reception
7.5 HDMI
7.6 Video and Audio Processing - PNX85500
Notes:
•Only new circuits (circuits that are not published recently) are described.
• Figures can deviate slightly from the actual situation, due to different set executions.
• For a good understanding of the following circuit descriptions, please use the wiring, block (see chapter
9. Block Diagrams
10. Circuit Diagrams and PWB Layouts
you will find a separate drawing for clarification.
) and circuit diagrams (see chapter
).Where necessary,
7.1 Introduction
The Q552.1E LA is a new chassis launched in Europe in 2010. The whole range is covered by PNX8550x main IC so-called NXP TV550 platform.
The major deltas versus its predecessor Q543/Q548 are the DVBS, DLNA1.5+, Wireless Laptop Live (WLL-Dongle), Ethernet, and WiFi Ready (Net-TV) functionality.

7.1.1 Implementation

Key components of this chassis are:
• PNX85500 System-On-Chip (SOC) TV Processor
• TX31XX Hybrid Tuner (DVB-T/C, analogue)
• STV6110AT DVB-S Satellite Tuner
• SII9x87 HDMI Switch
• TPA312xD2PWP Class D Power Amplifier
• LAN8710 Dual Port Gigabit Ethernet media access controller.

7.1.2 TV550 Architecture Overview

For details about the chassis block diagrams refer to chapter 9. Block Diagrams architecture can be found in Figure 7-1
. An overview of the TV550
.
2010-Nov-19
Figure 7-1 Architecture of TV550 platform: with TCON integrated in display
back to
div. table
Page 39

7.1.3 SSB Cell Layout

18770_246_100203.eps
100203
VGA
Class-
D
DC/DC
1M991M9 5
1 7 3 5
1M20
CA
LOW PROFILE
FLASH
SPO
HD
MI
1.3
HD
MI
1.3
USB
2.0
SD-SLOT
Scart1/YPbPr
Scart2/YPbPr
Pr
Pb
Y
1M3 6
DDR2
DDR2
FPGA
DDR2
DDR2
PNX 85500
M1
27x 27
1.00m m
DDR
ETH
I²S
SPDIF
ANA AUD
ANA VID
STDBY
GPIO
HDMI
CA
TS-IN
LVDS -O UT
USB
RJ45
1 D 3 8
1G51 1G 50
1M71 1M59 2DDIM
serv
L/R
USB
2.0
Tuner
NO S PLITTER !!!
9187
OUT0
12
3
CTRL
R
L
HD
MI
1.3
HD
MI
1.3
Circuit Descriptions
EN 39Q552.1HE LA 7.
Figure 7-2 SSB layout cells (top view) (non-DVBS without TCON)
back to
div. table
2010-Nov-19
Page 40
EN 40 Q552.1HE LA7.
18770_225_100127.eps
100219
Circuit Descriptions

7.2 Power Supply

7.2.1 Power Supply Unit

Before checking other parts first check whether fuse on the PSU is not broken. Always replace a defective fuse with one with the correct specifications! This part is available in the regular market. Consult the Philips Service web portal for the order codes of the boards.
In this manual, no detailed information is available because of design protection issues.
The output voltages to the chassis are:
• +3V3-STANDBY (Stand-by mode only)
• +12V (on-mode)
• +Vsnd (+24V) (audio power) (on-mode)
• +24V (iBoard power) (on-mode)
• Output to the display; in case of
- IPB: High voltage to the LCD panel
- PSL and PSLS (LED-driver outputs)
- PSDL (high frequent) AC-current.

7.2.2 Diversity

The diversity in power supply units is mainly determined by the diversity in screen sizes.

7.2.3 Connector overview

Table 7-1 Connector overview
Connector
no. 1308 1311 1M95 1M99 1M09 1MP1
Descr. Mains Mains to SSB to SSB Amb. T-con
Pin CN1 CN2 CN5 CN6 CN7 CN8
1 N L’ 3V3std +12V 24Vb +12V
2 L L” Stndby +12V 24Vb +12V
3 - - GND1 GND1 GND1 n.c.
4 - - GND1 GND1 GND1 GND1
5 - - GND1 BL_ON_OFF - GND1
6--+12V DIM - -
7 - - +12V Boost - -
8--+12V n.c. - -
9--+VsndPOK - -
10 - - GND_SND - - -
11 - - n.c. - - -
12------
• +5V-DVBS, input intermediate supply voltage for DVB-S2 (diagram B08A)
• +3V3-DVBS, clean voltage for silicon tuner and DVB-S2 channel decoder
• +2V5-DVBS, clean voltage for DVB-S2 channel decoder
• +1V-DVBS, core voltage for DVB-S2 channel decoder.
A +12 V under-voltage detector (see diagram B03C) enables the 12V to 3.3V and 12V to 5V DC/DC converters via the ENABLE-3V3-5V line, and the 12V to 1.8V DC/DC converter via the ENABLE-1V8 line. DETECT2 is the signal going to the Stand-by microcontroller and ENABLE-3V3n is the signal coming from the Stand-by microcontroller.
Diagram B03D contains the following linear stabilisers:
• +2V5 stabiliser, built around item no. 7UCO
• +5V-TUN stabiliser, built around items no. 7UA6 and 7UA7
• +1V2 stabiliser, built around items no. 7UA3 and 7UA4.
Diagram B08A contains the DVB-S2-related DC/DC converters and -stabilisers:
• a +24V under-voltage detection circuitry is built around item no. 7T04
• the switching frequency of the 24 to 14...20V switched mode converter is 350 kHz (item no. 7T03 and +V-LNB lines)
• the output signal on the +V-LNB line goes to the LNBH23Q (item no. 7T50)
• the LNBH23Q (item no. 7T50) sends a feedback signal via the V0-CNTRL line
• the switching frequency of the +5V-DVBS to +1-DVBS switched mode converter is 900 kHz (item no. 7T00)
• a delay line for the +2V5-DVBS and +1V-DVBS lines is created with item no. 3T03 (R=10k) and 2T06 (C=100n)
• a 3.3V to 2.5V linear stabiliser is built around item no. 7T01
• a 5V to 3.3V linear stabiliser is built around item no. 7T02.
Diagram B08B contains the DVB-S2 LNB supply:
• the +V-LNB signal comes from item no. 7T03
• the V0-CTRL signal goes to item no. 7T03
• the LNB-RF1 goes to the LNB.
Figures gives a graphical representation of the DC/DC converters with its current consumptions:

7.3 DC/DC Converters

The on-board DC/DC converters deliver the following voltages (depending on set execution):
• +3V3-STANDBY, permanent voltage for the Stand-by controller, LED/IR receiver and controls; connector 1M95 pin 1
• +12V, input from the power supply for TV550 common (active mode); connector 1M95 pins 6, 7 and 8
• +24V, input from the power supply for DVB-S2 (in active mode); connector 1M09 pins 1 and 2
• +1V1, core voltage supply for PNX85500; has to be started up first and switched "off" last (diagram B03B)
• +1V2, supply voltage for analogue blocks inside PNX85500
• +1V8, supply voltage for DDR2 (diagram B03B)
• +2V5, supply voltage for analogue blocks inside PNX85500 (see diagram B03E)
• +3V3, general supply voltage (diagram B03E)
• +5V, supply voltage for USB and CAM (diagram B03E)
• +5V-TUN, supply voltage for tuner (diagram B03E)
• +V-LNB, input voltage for LNB supply IC (item no. 7T50)
2010-Nov-19
back to
div. table

Figure 7-3 DC/DC converters xxPFL5xxx series

Page 41

Figure 7-4 DC/DC converters all other series

18770_226_100127.eps
100426
+5V5-TUN
196 mA
+5V
+5V5-TUN +5V-TUN
2179 mA 196 mA
+12V +3V 3
+3 V3 +2V5
2919 mA 2371 mA 450 mA
+1V8
+1V8 +1V2
2450 mA 550 mA
+1V1
5100 mA
+1V1
dc-dc
+5V
dc-dc
+5V-TUN st abilizer
+3 V3 dc-dc
+2V5
st abilizer
+1V8 dc-dc
+1V2
st abilizer
18770_227_100127.eps
100426
+24V
+5V
+5V
+3 V3 tuner
537.1 m A 777.4 mA 296 mA
+V-LNB +3 V3 tuner +2V5
400 mA 90 mA
+V-LNB LNB-RF1
+5V
+1V0
400 mA 18 20 mA
+1V0 dc-dc
+3 V3
st abilizer
+5V
dc-dc
down
converter
+2V5
st abilizer
linear
st abilizer
18770_235_100127.eps
100219
1
8770_243_100203.eps
100203
Circuit Descriptions

7.5 HDMI

In this platform, the Silicon Image Sil9x87 HDMI multiplexer is implemented. Refer to figure 7-7 HDMI input configuration the application.
EN 41Q552.1HE LA 7.
for

Figure 7-5 DC/DC converters DVB-S2 devices

7.4 Front-End Analogue and DVB-T, DVB-C;
ISDB-T reception

7.4.1 European/China region

The Front-End for the European/China region consist of the following key components:
• Hybrid Tuner
• Switchable SAW filter 7/8 MHz (Eur.), or single SAW filter (8 MHz) (China)
• Bandpass filter
• Amplifier
• PNX85500 SoC TV processor with integrated DVB-T and DVB-C channel decoder and analogue demodulator.
Below find a block diagram of the front-end application for this region.

Figure 7-7 HDMI input configuration

The following multiplexers can be used:
• Sil9187A (does not support “Instaport” technology for fast switching between input signals)
• Sil9287B (supports “Instaport” technology for fast switching between input signals).
The hardware default I
2
C addresses are:
• Sil9187A: 0xB0/0xB2 (random: software workaround)
• Sil9287B: 0xB2 (fixed).
The Sil9x87 has the following specifications:
• +5V detection mechanism
• Stable clock detection mechanism
• Integrated EDID
• RT control
• HPD control
• Sync detection
• TMDS output control
• CEC control
• EDID stored in Sil9x87, therefore there are no EDID pins on the SSB.

7.6 Video and Audio Processing - PNX85500

The PNX85500 is the main audio and video processor (or System-on-Chip) for this platform. It has the following features:
Figure 7-6 Front-End block diagram European/China region
back to
div. table
• Multi-standard digital video decoder (MPEG-2, H.264, MPEG-4)
• Integrated DVB-T/DVB-C channel decoder
• Integrated CI+
• Integrated motion accurate picture processing (MAPP2)
• High definition ME/MC
• 2D LED backlight dimming option
• Embedded HDMI HDCP keys
• Extended colour gamut and colour booster
• Integrated USB2.0 host controller
• Improved MPEG artefact reduction compared with PNX8543
• Security for customers own code/settings (secure flash).
2010-Nov-19
Page 42
EN 42 Q552.1HE LA7.
18770_241_100201.eps
100219
TS out/in for
TS input
CVBS, Y/C,
LVDS for
analog CVBS
SPDIF
Low-IF
SSIF, LR
HDMI
CI/CA
MPEG
PRIMARY
LVDS
VIDEO
SECONDARY
MEMORY
VIDEO
3D COMB
DIGITAL IF
AUDIO DEMOD
AUDIO IN
HDMI
SCALER,
AUDIO DSP
AUDIO DACS
AUDIO OUT
450 MHz
560 MHz
I2C
PWM
GPIO IR ADC UART I2C GPIO Flash
analog audio
I2S
SPDIF
SYSTEM
USB 2.0
PNX85500x
DVB-T/C
channel decoder
DVB
AV-PIP
SPI
MPEG/H.264
RECEIVER
(8051)
CONTROLLER
AND DECODE
DECODER
PCMCIA
RGB
PROCESSOR
SYSTEM
CONTROLLER
DECODER
VIDEO
24KEf CPU
MIPS32
x 8
AV-DSP
REDUCTION
AND NOISE
DE-INTERLACE
OUTPUT
VIDEO
SUB-PICTURE
ENCODER
OUTPUT
VIDEO
quad channel)
(single, dual or
flat panel display
DRAWING
ENGINE
DMA BLOCK
Motion-accurate pixel processing
SD
Memory
Card
Ethernet
MAC
Circuit Descriptions
The TV550 combines front-end video processing functions, such as DVB-T channel decoding, MPEG-2/H.264 decode, analog video decode and HDMI reception, with advanced back-end video picture improvements. It also includes next generation Motion Accurate Picture Processing (MAPP2). The MAPP2 technology provides state-of-the-art motion artifact reduction with movie judder cancellation, motion sharpness and vivid colour management. High flat panel screen resolutions and refresh rates are supported with formats including 1366 × 768 @ 100 Hz/120 Hz and 1920 × 1080 @
100 Hz/120 Hz. The combination of Ethernet, CI+ and H.264 supports new TV experiences with IPTV and VOD. On top of that, optional support is available for 2D dimming in combination with LED backlights for optimum contrast and power savings up to 50%.
For a functional diagram of the PNX85500, refer to Figure 7-8
.

Figure 7-8 PNX85500 functional diagram

2010-Nov-19
back to
div. table
Page 43

8. IC Data Sheets

18770_301_100217.eps
100217
Block diagram
Pinning information
Note : The LED port indicators only apply to USB2513i.
To Upstream
V
BUS
3.3 V
Upstream
PHY
Upstream
USB Data
Repeater
Controller
Serial
Interface
Engine
Serial
Interface
To EEPROM or
SMBus Master
SCL
SDA
Port
Controller
Bus-
Power
Detect/
V
bus
Pulse
PHY#1
USB Data
Downstream
OC
Sense
Switch/
LED
Drivers
USB Data
Downstream
Port
Power
3.3 V
PLL
24 MHz
Crystal
Routing & Port Re-Ordering Logic
Regulator
CRFILT
Port
Power
Regulator
PHY#x
Port #x
OC Sense
Switch Driver/
LED Drivers
TT
#x
TT
#1
...
Port #1
OC Sense
Switch Driver/
LED Drivers
OC Sense Switch/
LED
Drivers
...
The ‘x’ indicates the number of available downstream ports: 2, 3, 4, or 7.
Ground Pad
(must be connected to VSS)
SMSC
USB2512/12A/12B
USB2512i/12Ai/12Bi
(Top View QFN-36)
26
VDD33
25
RESET_N24HS_IND / CFG_SEL[1]23SCL / SMBCLK / CFG_SEL[0]
22
SDA / SMBDATA / NON_REM[1]
21
NC
20
NC
19
VBUS_DET
27
NC
18
NC
17
OCS_N[2]
16
PRTPWR[2] / BC_EN[2]*
15
OCS_N[1]
14
VDD33
13
CRFILT
12
PRTPWR[1] / BC_EN[1]*
11
TEST
10
VDD33
SUSP_IND / LOCAL_PWR / NON_REM[0]
28
VDD33
29
USBDP_UP
31
XTALOUT
32
XTALIN / CLKIN
33
RBIAS
36
VDD33
35
PLLFILT
34
USBDM_UP
30
VDD33
1
USBDM_DN[1]
2
USBDP_DN[1]
3
USBDM_DN[2]
4
USBDP_DN[2]
5NC6
NC
7
NC
8NC9
Indicates pins on the bottom of the device.
IC Data Sheets
EN 43Q552.1HE LA 8.
This chapter shows the internal block diagrams and pin configurations of ICs that are drawn as “black boxes” in the

8.1 Diagram USB Hub B01C, USB2513B (IC 7F25)

electrical diagrams (with the exception of “memory” and “logic” ICs).

Figure 8-1 Internal block diagram and pin configuration

back to
div. table
2010-Nov-19
Page 44
EN 44 Q552.1HE LA8.
18770_300_100217.eps
100217
Block diagram
Pinning information
LM75B
SDA
V
CC
SCLA0
OS
DNG1AA2
BIAS
REFERENCE
BAND GAP
TEMP SENSOR
OSCILLATOR
POWER-ON
RESET
11-BIT
SIGMA-DELTA
A-to-D
CONVERTER
POINTER
REGISTER
TIMER
COMPARATOR/
INTERRUPT
COUNTER
LOGIC CONTROL AND INTERFACE
CONFIGURATION
REGISTER
THYST
REGISTER
TOS
REGISTER
TEMPERATURE
REGISTER
LM75BDP
VADS
CC
0ALCS
1ASO
2ADNG
1
2
3
4
6
5
8
7

8.2 Diagram Temp Sensor + Headphone B01J, LM75BDP (IC 7FD1)

IC Data Sheets
2010-Nov-19

Figure 8-2 Pin configuration

back to
div. table
Page 45

8.3 Diagram PNX NandFlash - Conditional Access B02A, PNX85500 (IC7S00)

18770_308_100217.eps
100217
Block diagram
Pinning information
TS out/in for
TS input
CVBS, Y/C,
LVD S for
analog CVBS
SPDIF
Low-IF
SSIF, LR
HDMI
CI/CA
MPEG
PRIMARY
LVD S
VIDEO
SECONDARY
MEMORY
VIDEO
3D COMB
DIGITAL IF
AUDIO DEMOD
AUDIO IN
HDMI
SCALER,
AUDIO DSP
AUDIO DACS
AUDIO OUT
450 MHz
500 MHz
I2C
PWM
Px_x IR ADC UART I2C GPIO Flash
analog audio
I2S
SPDIF
SYSTEM
USB 2.0
PNX8550x
DVB-T/C
channel decoder
DVB
AV-PIP
SPI
RECEIVER
(8051)
CONTROLLER
AND DECODE
DECODER
PCMCIA
RGB
PROCESSOR
SYSTEM
CONTROLLER
MULTI-
STANDARD
VIDEO
DECODER
24KEf CPU
MIPS32
x 10
AV-DSP
REDUCTION
AND NOISE
DE-INTERLACE
OUTPUT
VIDEO
SUB-PICTURE
ENCODER
OUTPUT
VIDEO
quad channel)
(single, dual or
flat panel display
DRAWING
ENGINE
Scatter/Gather
TS Demux
Motion-accurate pixel processing
SD
Memory
Card
Ethernet
MAC
analog Y/C
Direct-IF
PNX8550xE
Transparent top view
2468 10 121314
15 171619
18 20
21
23
22 242526
1 3 57911
ball A1 index area
AB
AD
AA
AC
Y
W
V
U
R
N
T
P
M
L
K
J
H
F
D
G
E
C
B
A
AF
AE
IC Data Sheets
EN 45Q552.1HE LA 8.

Figure 8-3 Internal block diagram and pin configuration

back to
div. table
2010-Nov-19
Page 46
EN 46 Q552.1HE LA8.
I_18020_142.eps
100402
Block diagram
Pinning information
1 2
3
4 5 6 7
8
9
10 11 12
24 23 22 21 20 19 18 17 16
15 14 13
PVCCL
SD
PVCCL
MUTE
LIN
RIN
BYPASS
AGND AGND
PVCCR
VCLAMP
PVCCR
PGNDL PGNDL LOUT BSL AVCC AVCC GAIN0 GAIN1 BSR ROUT PGNDR PGNDR
PWP (TSSOP) PACKAGE
(TOP VIEW)
1F
SD
PVCCL
TPA3120D2
PVCCR
VCLAMP
GAIN1
BYPASS
1F
1F
0.22 F
AGND
}
Control
Shutdown
Control
LIN
RIN
BSR
BSL
PGNDR
PGNDL
0.22 F
22 H
22 H
0.68 F
470 F
0.68 F
1F
470 F
GAIN0
AVCC
MUTE
ROUT
LOUT

8.4 Diagram Audio B03A, TPA3120D2PWP (IC7D10)

IC Data Sheets
2010-Nov-19

Figure 8-4 Internal block diagram and pin configuration

back to
div. table
Page 47

8.5 Diagram DC/DC B03B, TPS53126PW (IC7U03)

18310_300_090319.eps
100416
Block diagram
Pinning information
VBST1
NC
EN1
VO1
VFB1
NC
GND
TEST1
NC
VFB2
VO2
EN2
NC
VBST2
DRVH1
LL1
DRVL1
PGND1
TRIP1
VIN
VREG5
V5FILT
TEST2
TRIP2
PGND2
DRVL2
LL2
DRVH2
28
27
26
25
24
23
22
21
20
19
18
17
16
1
2
3
4
5
6
7
8
9
10
11
12
13
14
TPS5 3124
15
IC Data Sheets
EN 47Q552.1HE LA 8.

Figure 8-5 Internal block diagram and pin configuration

back to
div. table
2010-Nov-19
Page 48
EN 48 Q552.1HE LA8.
I_18010_083.eps
100402
Block diagram
Pinning information
PowerSO-8
DFN8 (4 × 4)
IC Data Sheets

8.6 Diagram DC/DC B03E, ST1S10PH (IC 7UD0)

2010-Nov-19

Figure 8-6 Internal block diagram and pin configuration

back to
div. table
Page 49

8.7 Diagram DC/DC B03E, LD1117DT25 (IC 7UD2)

F_15710_166.eps
100402
Block diagram
Pinning information
DPAK
LD1117DT
IC Data Sheets
EN 49Q552.1HE LA 8.

Figure 8-7 Internal block diagram and pin configuration

back to
div. table
2010-Nov-19
Page 50
EN 50 Q552.1HE LA8.
18770_302_100217.eps
100217
Block diagram
Pinning information
10M Rx
Logic
100M Rx
Logic
DSP System:
Clock
Data Recovery
Equalizer
Analog-to-
Digital
100M PLL
Squelch &
Filters
10M PLL
Receive Section
Central
Bias
HP Auto-MDIX
Management
Control
SMI
RMII / MII Logic
TXP / TXN
TXD[0:3]
TXEN TXER
TXCLK
RXD[0:3]
RXDV RXER
RXCLK
CRS
COL/CRS_DV
MDC
MDIO
LED1 LED2
LED Circuitry
MODE Control
nINT
nRST
RXP / RXN
10M Tx
Logic
10M
Transmitter
100M Tx
Logic
100M
Transmitter
Transmit Section
PLL
XTAL1/CLKIN
XTAL2
MODE0 MODE1 MODE2
PHY Address Latches
PHYAD[0:2]
Auto-
Negotiation
Interrupt
Generator
RMIISEL
MDIX
Control
Reset
Control
RBIAS
VDD2A
LED2/nINTSEL
LED1/REGOFF
XTAL2
XTAL1/CLKIN
VDDCR
RXD3/PHYAD2
RXCLK/PHYAD1
RXD2/RMIISEL
RXD1/MODE1
RXD0/MDE0
VDDIO
RXER/RXD4/PHYAD0
CRS
MDIO
COL/CRS_DV/MODE2
TXD2
MDC
nRST
nINT/TXER/TXD4
TXD0
TXEN
TXCLK
TXD1
RBIAS
TXD3
TXN
RXDV
RXN
VDD1A
TXP
RXP
1
2
3
4
5
6
7
8
SMSC
LAN8710/LAN8710i
32 PIN QFN
(Top View)
9
10
11
12
13
14
15
22
21
20
19
18
17
28
27
26
2516
24
23
32
31
30
29
VSS
IC Data Sheets

8.8 Diagram Ethernet + Service B04C, LAN8710A-EZKH (IC 7E10)

2010-Nov-19

Figure 8-8 Internal block diagram and pin configuration

back to
div. table
Page 51

8.9 Diagram HDMI B04D, SII9287B (IC 7EC1)

18770_303_100217.eps
100217
Block diagram
Pinning information
IC Data Sheets
EN 51Q552.1HE LA 8.

Figure 8-9 Internal block diagram and pin configuration

back to
div. table
2010-Nov-19
Page 52
EN 52 Q552.1HE LA8.
18770_309_100217.eps
100217
Block diagram
Pinning information
Bias
Control
8
1
7
4
V
O1
V
O2
V
DD
5
2
3
6
IN1−
BYPASS
SHUTDOWN
V
DD
/2
IN2−
−
+
−
+
1
2
3
4
8
7
6
5
V
O1
IN1−
BYPASS
GND
V
DD
V
O2
IN2− SHUTDOWN
D OR DGN PACKAGE
(TOP VIEW)

8.10 Diagram Headphone B04E, TPA6111A2DGN (IC 7EE1)

IC Data Sheets

Figure 8-10 Internal block diagram and pin configuration

2010-Nov-19
back to
div. table
Page 53

8.11 Diagram DVBS-FE B07A, STV6110AT (IC 7R02)

18770_304_100217.eps
100217
Block diagram
PLL, dividers
Amplifier
RF_IN
IP
I
2
C bus interface
IN
QP
QN
AGC
RF_OUT
SCL
XTAL_IN
SDA
DC offset compensation
XTAL_OUT
XTAL_INN
IC Data Sheets
EN 53Q552.1HE LA 8.

Figure 8-11 Internal block diagram and pin configuration

back to
div. table
2010-Nov-19
Page 54
EN 54 Q552.1HE LA8.
19040_300_101110.eps
101110
Block diagram & Pinning information
TERMINAL
I/O/P DESCRIPTION
24-PIN
NAME
(PWP)
Shutdown signal for IC (low = disabled, high = operational). TTL logic levels with compliance to
SD
2I
AVCC
RIN 6 I Audio input for right channel
LIN 5 I Audio input for left channel
GAIN0 18 IGain select least-significant bit. TTL logic levels with compliance to AVCC
GAIN1 17 I Gain select most-significant bit. TTL logic levels with compliance to AVCC
Mute signal for quick disable/enable of outputs (high = outputsswitch at50% duty cycle, low =
MUTE 4 I
outputs enabled). TTL logic levels with compliance to AVCC
BSL 21 I/O Boots
trap I/O for left channel
PVCCL 1, 3 P Power supply for left-channel H-bridge, not internally connected to PVCCR or AVCC
LOUT 22 O Class-D 1/2-H-bridge positive output for left channel
PGNDL 23, 24 P Power ground for left-channel H-bridge
VCLAMP 11 P Internally generated voltage supply for bootstrapcapacitors
BSR 16 I/O Bootstrap I/O for right channel
ROUT 15 O Class-D 1/2-H-bridge negative output for right channel
PGNDR 13, 14 P Power ground for right-channel H-bridge.
PVCCR 10, 12 P Power supply for right-channel H-bridge, not connected to PVCCL or AVCC
AGND 9 P Analog ground for digit
al/analog cells in core
AGND 8 PAnalog ground for analog cells in core
Reference for preamplifier inputs. Nominally equal to AVCC/8.Also controlsstart-up time via
BYPASS 7O
externalcapacitor sizing.
AVCC 19, 20 P High-voltage analog power supply. Not internally connected to PVCCR or PVCCL
Connect to ground. Thermalpad should be soldered down on all applications to properly
Thermalpad Die padP
secure device to printed wiring b
oard.
LS
HS
OSC/RAMP
BYPASS
AVDDAVCC
(19, 20)
LIN
(5)
RIN
(6)
MUTE
(4)
BYPASS
(7)
GAIN1
(17)
GAIN0
(18)
SD (2)
BSL (21)
PVCCL (1, 3)
LOUT (22)
PGNDL (23, 24)
VCLAMP (11)
BSR (16)
PVCCR (10, 12)
ROUT (15)
PGNDR (13, 14)
VCLAMP
AVDD
AVDD
AVD D/2
AVDD
AVDD
AVD D/2
REGULATOR
AGND
(8, 9)
+
+ –
–
CONTROL
BIAS
THERMAL
MUTE
CONTROL
AV
CONTROL
SC
DETECT
SC
DETECT
LS
HS
VCLAMP
IC Data Sheets

8.12 Diagram TCON DC/DC HC02, TPA3124D2 (IC U602)

2010-Nov-19

Figure 8-12 Internal block diagram and pin configuration

back to
div. table
Page 55

9. Block Diagrams

19040_401_100924.eps
101111
WIRING DIAGRAM 22"
(P&S)
Board Level Repair
Component Level Repair Only For Authorized Workshop
(1057)
KEYBOARD CONTROL PANEL
E
IR/LED BOARD
J
CN02 3P
CN01 8P
(1056)
MAIN POWER SUPPLY (1054)
A
CN903
1. 24V
2. 24V
3. 24V
4. 24V
5. 24V
6. GND
7. GND
8. GND
9. GND
10. GND
11.
12. Backlight on/off
13. External PWM
14. LED status
CN902
1. LED status
2.
3. External PWM
4. Backlight on/off
5. +12V
6. +12V
7. +12V
8. GND
9. GND
10. GND
11. GND
12. +24Vaudio
13. +3.4V
14. +3.4V
15. PS_ON
1M99
1. +12VD
2. +12VD
3. GND
4. GND
5. LAMP-ON
6.
BACKLIGHT-PWM_BL-VS
7. BACKLIGHT-BOOST
8. BACKLIGHT-PWM-ANA-DISP
9. POWER-OK
1735
1. LEFT SPEAKER
2. GND-AUDIO
3. GND-AUDIO
4. RIGHT SPEAKER
1M95
1. +3V3-STANDBY
2. STANDBY
3. GND
4. GND
5. GND
6. +12V
7. +12V
8. +12V
9.
+24V-AUDIO-POWER
10. GND-AUDIO
11. MAINS-OK
1. LIGHT-SENSOR
2. GND
3. RC
4.
LED-2
5. +3V3-STANDB Y
6. LED-1
7. KEYBOARD
8. +5V
1M71
1. SCL-BL
2. GND
3. TACH02
4. GND
LCD DISPLAY
(1050)
8306
8401
8408
8409
8411
8410
B
SSB (1150)
CLOCK (1186)
O
1G50
1. GND
2. GND
.......
40. N.C.
41. N.C. 
1M20
1329
1. AMP1
2. GND
3. AMP2
EXT 1
(RGB/CVBS)
HDMI
HDMI
HDMI
DIGITAL
AUDIO OUT
ANTENNA
75
AUDIO IN
(DVI/VGA)
VGA
LEFT SPEAKER
+ -
RIGHT SPEAKER
+ -
CN4
16. 5V
15. 5V
14. KEY_ADC
13. GNC
12. LED1
11. LED1
10. 3V3_STBY
9. 3V3_STBY
8. LED2
7. LED2
6. IR_RC
5. IR_SSB
4. GND
3. GND
2. LIGHT_SENSOR
1. ILIGHT_SENSOR
CN3
1. 3V3_STBY
2. SDA_BL
3. SCL_BL
4. GND
5. 5V
CN2
1.SCL_BL
2. GND
3.SDA_BL
4. 12V
5. AUDIO_L
6.
7. GND
8. AUDIO_R
CN5
1. GND
2. SSB_TXD
3. SSB_RXD
HC
Bolt_on Board (1058)

9-1 Wiring diagram P&S 22"

Block Diagrams
EN 55Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 56

9-2 Wiring diagram P&S 26"

19040_402_100924.eps
101111
WIRING DIAGRAM 26" (P&S)
Board Level Repair
Component Level Repair Only For Authorized Workshop
(1057)
KEYBOARD CONTROL PANEL
E
IR/LED BOARD
J
CN02 3P
CN01 8P
(1056)
MAIN POWER SUPPLY (1054)
A
CN903
1. 24V
2. 24V
3. 24V
4. 24V
5. 24V
6. GND
7. GND
8. GND
9. GND
10. GND
11.
12. Backlight on/off
13. External PWM
14. LED status
CN902
1. LED status
2.
3. External PWM
4. Backlight on/off
5. +12V
6. +12V
7. +12V
8. GND
9. GND
10. GND
11. GND
12. +24Vaudio
13. +3.4V
14. +3.4V
15. PS_ON
1M99
1. +12VD
2. +12VD
3. GND
4. GND
5. LAMP-ON
6.
BACKLIGHT-PWM_BL-VS
7. BACKLIGHT-BOOST
8. BACKLIGHT-PWM-ANA-DISP
9. POWER-OK
1735
1. LEFT SPEAKER
2. GND-AUDIO
3. GND-AUDIO
4. RIGHT SPEAKER
1M95
1. +3V3-STANDBY
2. STANDBY
3. GND
4. GND
5. GND
6. +12V
7. +12V
8. +12V
9.
+24V-AUDIO-POWER
10. GND-AUDIO
11. MAINS-OK
1. LIGHT-SENSOR
2. GND
3. RC
4.
LED-2
5. +3V3-STANDB Y
6. LED-1
7. KEYBOARD
8. +5V
1M71
1. SCL-BL
2. GND
3. TACH02
4. GND
LCD DISPLAY
(1050)
8306
8401
8408
8409
8411
8410
B
SSB (1150)
CLOCK (1186)
O
1G50
1. GND
2. GND
.......
40. N.C.
41. N.C.
1M20
1329
1. AMP1
2. GND
3. AMP2
EXT 1
(RGB/CVBS)
HDMI
HDMI
HDMI
DIGITAL
AUDIO OUT
ANTENNA
75
AUDIO IN
(DVI/VGA)
VGA
CN4
16. 5V
15. 5V
14. KEY_ADC
13. GNC
12. LED1
11. LED1
10. 3V3_STBY
9. 3V3_STBY
8. LED2
7. LED2
6. IR_RC
5. IR_SSB
4. GND
3. GND
2. LIGHT_SENSOR
1. ILIGHT_SENSOR
CN3
1. 3V3_STBY
2. SDA_BL
3. SCL_BL
4. GND
5. 5V
CN2
1.SCL_BL
2. GND
3.SDA_BL
4. 12V
5. AUDIO_L
6.
7. GND
8. AUDIO_R
CN5
1. GND
2. SSB_TXD
3. SSB_RXD
HC
Bolt_on Board (1058)
LEFT SPEAKER
+ -
RIGHT SPEAKER
+ -
Block Diagrams
EN 56Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 57

9-3 Wiring diagram P&S 32"

19040_403_100930.eps
101111
WIRING DIAGRAM 32" (Click)
Board Level Repair
Component Level Repair Only For Authorized Workshop
(1057)
KEYBOARD CONTROL PANEL
E
IR/LED BOARD
J
CN02 3P
CN01 8P
(1056)
MAIN POWER SUPPLY (1054)
A
CN903
1. 24V
2. 24V
3. 24V
4. 24V
5. 24V
6. GND
7. GND
8. GND
9. GND
10. GND
11.
12. Backlight on/off
13. External PWM
14. LED status
CN902
1. LED status
2.
3. External PWM
4. Backlight on/off
5. +12V
6. +12V
7. +12V
8. GND
9. GND
10. GND
11. GND
12. +24Vaudio
13. +3.4V
14. +3.4V
15. PS_ON
1M99
1. +12VD
2. +12VD
3. GND
4. GND
5. LAMP-ON
6.
BACKLIGHT-PWM_BL-VS
7. BACKLIGHT-BOOST
8. BACKLIGHT-PWM-ANA-DISP
9. POWER-OK
1735
1. LEFT SPEAKER
2. GND-AUDIO
3. GND-AUDIO
4. RIGHT SPEAKER
1M95
1. +3V3-STANDBY
2. STANDBY
3. GND
4. GND
5. GND
6. +12V
7. +12V
8. +12V
9.
+24V-AUDIO-POWER
10. GND-AUDIO
11. MAINS-OK
B
SSB (1150)
CLOCK (1186)
O
1G50
1. GND
2. GND
.......
40. N.C.
41. N.C. 
1329
1. AMP1
2. GND
3. AMP2
EXT 1
(RGB/CVBS)
HDMI
HDMI
HDMI
DIGITAL
AUDIO OUT
ANTENNA
75
AUDIO IN (DVI/VGA)
VGA
LCD DISPLAY
(1050)
CN4
16. 5V
15. 5V
14. KEY_ADC
13. GNC
12. LED1
11. LED1
10. 3V3_STBY
9. 3V3_STBY
8. LED2
7. LED2
6. IR_RC
5. IR_SSB
4. GND
3. GND
2. LIGHT_SENSOR
1. ILIGHT_SENSOR
CN3
1. 3V3_STBY
2. SDA_BL
3. SCL_BL
4. GND
5. 5V
CN2
1.SCL_BL
2. GND
3.SDA_BL
4. 12V
5. AUDIO_L
6.
7. GND
8. AUDIO_R
HC
Bolt_on Board (1058)
CN5
1. GND
2. SSB_TXD
3. SSB_RXD
8306
8401
8409
8411
8410
8408
1. LIGHT-SENSOR
2. GND
3. RC
4. LED-2
5. +3V3-STANDB Y
6. LED-1
7. KEYBOARD
8. +5V
1M20
1M71
1. SCL-BL
2. GND
3. TACH02
4. GND
LEFT SPEAKER
+ -
RIGHT SPEAKER
+ -
Block Diagrams
EN 57Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 58

9-4 Block Diagram Video

B02
PNX85500
B06B
VIDEO OUT - LVDS
B11A
TCON CONTROLLER (LGD)
B11C
MINI LVDS (LGD)
B11B
TCON DC/DC
B04A
ANALOGUE EXTERNALS A
B01I
VGA
B04B
ANALOGUE EXTERNALS B
B01A
COMMON INTERFACE
B01F
HDMI & CI
B07A
DVBS-FE
B05A
DDR
B01C
USB HUB
B01B
FLASH
B14A
TCON CONTROL (SHARP)
B14E
MINI LVDS (SHARP)
B14D
MPD
B14C
P GAMMA & VOM & FLASH
B01H
HDMI
B04D
HDMI
B01K
TUNER BRAZIL
1E04
1E08
1E03
7S00 PNX85507EB
VIDEO STREAM
B02A
LVD S
B02F
ANALOG VIDEO
B02I
HDMI_DV
B02C
AV3-PB
AV3- Y
AV3-PR
PB
PR
Y
EXT 1
EXT 2
EXT 3
1E01
1E02
20
21
1
7
11
15
16
20
21
1
7
11
15
16
SCART1
SCART2
19
7E04
19
7E05
1
1E05
2
3
14
13
R-VGA
G-VGA
B-VGA
H-SYNC-VGA
V-SYNC-VGA
1
6
10
11
5
15
VGA
CONNECTOR
AD15
AE15
AC15
AC18
AB18
AE16
AD16
AF16
AV1- BLK
16
7E09-1
AV2-STATUS
8
B02G
CONTROL
AV1-STATUS
8
16
AV2- BLK
7E09-2
B02G
CONTROL
B02G
B02G
CONTROL
CONTROL
63
HDMIA-RXC-
HDMIA-RX0+
HDMIA-RX0-
HDMIA-RX1+
HDMIA-RX1-
HDMIA-RX2+
HDMIA-RX2-
62
61
60
59
58
57
56
HDMIA-RXC+
U26
T25
T26
W24
U25
V26
W26
W25
V25
RREF
TXC_N
TXC_P
TX0_N
TX0_P
TXA_N
TX1_P
TX2_N
TX2_P
PNX85500
18770_405_100217.eps
100907
VIDEO
PCMCIA
CONDITIONAL
ACCESS
2
2
2
20
+3V3
MD0
MDI
TUNER_P
TUNER_N
IF_AGC
7E06
CVBS-MON-OUT1
AF11
CVBS1_OUT
7
AV4-PB
AD14
PB_B2
AV4-PR
15
AC14
PR_R_C2
11
AV4- Y
AE14
Y_G2
AV2-CVBS
20
AB14
CVBS_Y2
VGA_R
VSYNC_IN
VGA_G
VGA_B
PR_R_C1
Y_G1
PB_B1
AC13
15
AV1- R
AV1_ R
7
AD13
AVI- B
AV1_ B
11 AE13
AV1- G
AV1_ G
20
AB15
AV1-CVBS
CVBS_Y1
HSYNC_IN
+3V3
3S0W
7F01 74LVC245APW
BUFFER
1P00
68P
51
52
18
17
+5VCA
CA-MDO(0-7)
MDO(0-7)
CA-MDI(0-7)
PX1
PX2
PX3
PX4
PX1
PX2
PX3
PX4
QUAD LVDS
1920x1080 100/120Hz
1G51
+VDISP
TO DISPLAY
(TCON ON DISPLAY)
I2C
50
51
49
40
40
3
4
2
1
1G50
TO DISPLAY
(TCON ON DISPLAY)
TO TCON SSB
TO TCON SSB
TO TCON SSB
TO TCON SSB
TO DISPLAY
(TCON ON SSB)
TO DISPLAY
(TCON ON SSB)
LML
RML
N.C.
N.C.
1
2
3
3
41
1JA2
59
60
48
40
27
24
25
20
19
1JA1
60
34
21
58
53
2
13
1
1
AD12
AE12
AF12
MEMORY
B02B
V1
DDR2-VREF-CTRL3
A2
DDR2-VREF-CTRL2
VREF_2
VREF_1
CONROL
B02E
FLASH
B02A
7F20 NAND02GW3B2DN6F NAND04GW3B2DN6F
NAND
FLASH
256MB 512MB
4321
USB-DM
USB-DP
USB-DM2
USB-DP2
USB-DM1
USB-DP1
SIDE USB
CONNECTOR
1P08
+5V
-USB1
R26
R25
12,37
+3V3
VCC
USB_DP
USB_DN
+5V
-USB2
XIO_D
2
1
3
4
4321
SIDE USB
CONNECTOR
1P07
2
1
3
4
9F26
9F25
9F21
9F20
XIO-D(00-07)
5000 Serie 256MB 7000 Serie 512MB
7J01 TL2429MC
7JC1 MAX9668ETP
TIMING
CONTROL
GMA
GMA
GAMMA
REF
SYST
7J02 M24C32
EEPROM
7JD1 MAX17119ET
L
EVEL
SHIFTER
CLK
GCLK
SDA-TCON
SCL-TCON
+VCC
+VDD
41
42
37
36
+VCC
+VDD
2
13
PX1
PX2
PX3
PX4
TO DISPLAY
(TCON ON SSB)
TO DISPLAY
(TCON ON SSB)
L_LV
R_LV
1KA2
59
81
48
50
13
24
25
20
19
1KA1
81
50
13
58
53
2
13
1
1
7KAA UPD809900F
7KQA ISL24837IRZ
TIMING
CONTROL
GMA
GMA
REF
VOLTAGE
GEN
7KQB M25P32
FLASH
7KUE MAX17079GTL
L
EVEL
SHIFTER
CS(1U-12U)
CS(1-12)
+VCC
+VDD
41
42
37
36
+VCC
+VDD
SPI
SDO SCS
SCK
2
13
SSB 3104 313 6364* SSB 3104 313 6372*
SSB 3104 313 6400* SSB 3104 313 6405* SSB 3104 313 6417*
SSB 3104 313 6401* SSB 3104 313 6402* SSB 3104 313 6406*
OR
Only 7000 Serie
7EC1 SII9187ACNU SII9287BCNU
HDMI
SWITCH
VCC33
RXC
RXD
RXB
RXA
72
71
69
68
66
65
63
62
42
41
39
39
36
35
33
32
23
22
20
19
17
16
14
13
90
89
87
86
84
83
81
80
19
1
18 2
1
1P05
3
4
7
9 10
12
6
DRX2+
DRX2-
DRX1+
DRX1-
DRX0+
DRX0-
DRXC+
DRXC-
HDMI SIDE
CONNECTOR
19
1
18 2
1
1P02
3
4
7
9 10
12
6
CRX2+
CRX2-
CRX1+
CRX1-
CRX0+
CRX0-
CRXC+
CRXC-
HDMI 1
CONNECTOR
1
1P03
3
4
7
9 10
12
6
BRX2+
BRX2-
BRX1+
BRX1-
BRX0+
BRX0-
BRXC+
BRXC-
1
1P04
3
4
7
9 10
12
6
ARX2+
ARX2-
ARX1+
ARX1-
ARX0+
ARX0-
ARXC+
ARXC-
19
1
18 2
HDMI 2
CONNECTOR
19
1
18 2
HDMI 3
CONNECTOR
9,27,64
+3V3-HDMI
Only 7000 Serie
PNX-IF-AGC
4
5
1F75
SAW 36MHZ17
2F74
2F78
2F90
3F79-1
3F79-4
5F70
1T01 TH2603
IF-OUT1
IF-OUT2
MAIN HYBRID
TUNER
2
3
4
7
6
PNX-IF-P
PNX-IF-N
11
10
1
2
7F75 UPC3221GV
AGC AMPLIFIER
IN
VCC
OUT
AGC CONTROL
1
SELECT-SAW
RF IN
5F73
7F70
B02E
CONTROL
BANDPASS
FILTER
TUN-IF-P
TUN-IF-N
DDR2-VREF-DDR
A1 E2A1 E2A1 E2A1 E2
+1V8
SDRAM
128MB
7B01 EDE1108AGBG
SDRAM
128MB
7B02 EDE1116AEBG EDE1108AGBG
SDRAM
128MB
7B03 EDE1108AGBG
DQ
A
SDRAM
128MB
7B00 EDE1116AGBG EDE1108AGBG
VREF
VDDL
VREF
VDDL
VREF
VDDL
VREF
VDDL
DDR2-D(0-31)
D(24-31)
D(16-23)
D(8-15)
D(0-7)
DDR2-A(0-13)
LOUT1
LOUT2
LOUT3
LOUT4
21
7R02 STV6110AT
DVB-S
TUNER
7R01 STV0903BAC
DVB-S
CHANNEL
DECODER
7
IP
SAT IN
TNR_SER1_MIVAL
TNR_SER1_SOP
TNR_SER1_MICLK
TNR_SER1_DATA
20
8
IM
32
122
XTAL
18
12
QP
19
11
QM
2
16
AGC
78
TS-DVBS-VALID
75
TS-DVBS-SOP
74
TS-DVBS-CLOCK
73
TS-DVBS-DATA
TS-FE-VALID
TS-FE-SOP
TS-FE-CLOCK
TS-FE-DATA
4
R23
T22
R22
T21
1R10
16M
31
30
9F27-4
9F28
9F27-2
9F27-1
1R01
+5V-TUN-PIN
5000/6000 Serie mux SIL9187 - non Instaport 7000 Serie mux SIL9287 - Instaport
RX1_A_N
RX0_A_P
RX0_A_N
RX1_A_P
RX2_A_N
RXC_A_N
RXC_A_P
RX2_A_P
SSB 3104 313 6400* SSB 3104 313 6402*
SSB 3104 313 6401* SSB 3104 313 6405* SSB 3104 313 6406* SSB 3104 313 6417* SSB 3104 313 6364* SSB 3104 313 6372*
SSB 3104 313 6401* SSB 3104 313 6405* SSB 3104 313 6372*
SSB 3104 313 6400* SSB 3104 313 6402* SSB 3104 313 6405* SSB 3104 313 6417*
SSB 3104 313 6364* SSB 3104 313 6372* SSB 3104 313 6401* SSB 3104 313 6406*
Block Diagrams
EN 58Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 59

9-5 Block Diagram Audio

B01H
HDMI
B04D
HDMI
B02D
PNX85500: AUDIO
B02D
CLASS-D
B03A
AUDI O
B04E
HEADPHONE
B04B
ANALOGUE EXTERNALS B
B04A
ANALOGUE EXTERNALS A
B01J
TEMP SENSOR + HEADPHONE
B02
PNX85500
B01A
COMMON INTERFACE
B01F
HDMI & CI
B07A
DVBS-FE
B05A
DDR
B01C
USB HUB
B01B
FLASH
B01K
TUNER BRAZIL
7S00 PNX85507EB
AUDIO
B02D
STANDBY
B02G
HDMI_DV
B02c
STANDBY
B02G
PNX85500
18770_406_100217.eps
100907
AD7
AE7
1735
1
2
SPEAKER L
3
4
SPEAKER R
SUBWOOFER
(OPTIONAL)
ADAC(1)
ADAC(2)
+AUDIO-L
-AUDIO-R
RESET-AUDIO
AD1
AC19
ADAC(4)
AMP1
AMP2
ADAC(3)
HEADPHONE
OUT 3.5mm
AF7
AD6
7EE1 TPA6111A2DGN
HEADPHONE
AMPLIFIER
1
7
IN-1
SHUTDOWN
IN-2
2
6
5
A-PLOP
B03A
B03C
7D10 TPA3123D2PWP
CLASS D
POWER
AMPLIFIER
OUT-L
PVCC_L
PVCC_R
OUT-R
512
10
6
22
15
IN-R
IN-L
MUTE
SD
4
2
AUDIO-MUTE-UP
A-STBY
A-STBY
B04A
STANDBY &
PROTECTION
7D03
MAIN SWITCH
DETECT
7D03
LEFT-SPEAKER
RIGHT-SPEAKER
AE6
AF6
AE10
AF10
AD10
AC10
AUDIO-OUT-L
1
7
3
1E08
4
6
5
ADAC(5)
ADAC(6)
AUDIO-IN3-L
AUDIO-IN3-R
AE9
AF9
AUDIO IN
L+R
ADAC_2
PO_7
AA22
P3_2
PO_6
ADAC3
ADAC4
ADAC_1
1328
2
3
1
7EE0-1 7EE0-2
1D38
1
2
3
DETECT2
MAINS-OK
1
1E01-1
3
6
AP-SCART-OUT-L
AP-SCART-OUT-R
2
1
1E02
3
2
6
AP-SCART-OUT-L
AP-SCART-OUT-R
AUDIO-IN2-R
AUDIO-IN2-L
20
21
1
7
11
15
16
SCART1
SCART2
A-PLOP
7E01
A-PLOP
B03C
20
21
1
7
11
15
16
7S05
AUDIO-OUT-R
3EA7-4
3EA7-1
AUDIO
AUDIO-IN1-L
AUDIO-IN1-R
5D03
7EC1 SII9187ACNU SII9287BCNU
HDMI
SWITCH
VCC33
RXC
RXD
RXB
RXA
72
71
69
68
66
65
63
62
42
41
39
39
36
35
33
32
23
22
20
19
17
16
14
13
90
89
87
86
84
83
81
80
19
1
18 2
1
1P05
3
4
7
9
10
12
6
DRX2+
DRX2-
DRX1+
DRX1-
DRX0+
DRX0-
DRXC+
DRXC-
HDMI SIDE
CONNECTOR
19
1
18 2
1
1P02
3
4
7
9
10
12
6
CRX2+
CRX2-
CRX1+
CRX1-
CRX0+
CRX0-
CRXC+
CRXC-
HDMI 1
CONNECTOR
1
1P03
3
4
7
9
10
12
6
BRX2+
BRX2-
BRX1+
BRX1-
BRX0+
BRX0-
BRXC+
BRXC-
1
1P04
3
4
7
9
10
12
6
ARX2+
ARX2-
ARX1+
ARX1-
ARX0+
ARX0-
ARXC+
ARXC-
19
1
18 2
HDMI 2
CONNECTOR
19
1
18 2
HDMI 3
CONNECTOR
14
ARC-eHDMI+ eHDMI+
9,27,64
+3V3-HDMI
8
+3V3
1,3
10,12
+24V-AUDIO-POWER
5D07
5D08
VDD
VO_1
VO_2
AD9
AC9
AUDIO-IN4-L
AUDIO-IN4-R
VGA (OR DVI)
AUDI O
1E09
2
3
1
AIN4_L
AIN4_R
ADAC_5
ADAC_6
AIN1_R
AIN2_L
AIN2_R
AIN3_L
AIN3_R
AIN1_L
21
7R02 STV6110AT
DVB-S
TUNER
7R01 STV0903BAC
DVB-S
CHANNEL
DECODER
7
VIDEO STREAM
B02A
ANALOG VIDEO
B02I
IP
SAT IN
PCMCIA
CONDITIONAL
ACCESS
20
+3V3
MD0
MDI
TUNER_P
TUNER_N
IF_AGC
TNR_SER1_MIVAL
TNR_SER1_SOP
TNR_SER1_MICLK
TNR_SER1_DATA
7F01 74LVC245APW
BUFFER
1P00
68P
51
52
18
17
+5VCA
CA-MDO(0-7)
MDO(0-7)
CA-MDI(0-7)
20
8
IM
32
122
XTAL
18
12
QP
19
11
QM
78
TS-DVBS-VALID
75
TS-DVBS-SOP
74
TS-DVBS-CLOCK
73
TS-DVBS-DATA
4
PNX-IF-AGC
4
5
1F75
SAW 36MHZ17
2F74
2F78
2F90
3F79-1
3F79-4
5F70
1T01 TH2603
IF-OUT1
IF-OUT2
MAIN HYBRID
TUNER
2
3
4
7
6
AD12
AE12
R23
T22 T22
T21
AF12
PNX-IF-P
PNX-IF-N
11
10
1
2
+5V-TUN-PIN
7F75 UPC3221GV
AGC AMPLIFIER
IN
VCC
OUT
AGC CONTROL
1
SELECT-SAW
RF IN
5F73
7F70
B02E
CONTROL
BANDPASS
FILTER
MEMORY
B02B
V1
DDR2-VREF-CTRL3
A2
DDR2-VREF-CTRL2
VREF_2
VREF_1
7S05 LM324P
14
8
1E07
1
AF5
AF18
DIGITAL
AUDIO
OUT
SPDIF-OUT-PNX
SEL-HDMI-ARC
SPDIF-OUT
2
1
4
5
3
8
SPDIF_OUT
P0_4
7S09
&
+3V3
A-PLOP
7D15
A-PLOP
B04E
CONROL
B02E
FLASH
B02A
7F20 NAND02GW3B2DN6F NAND04GW3B2DN6F
NAND
FLASH
256MB 512MB
USB-DM
USB-DP
R26
R25
12,37
+3V3
VCC
USB_DP
USB_DN
XIO_D
XIO-D(00-07)
5000 Serie 256MB 7000 Serie 512MB
Only 7000 Serie
Only 7000 Serie
5000/6000 Serie mux SIL9187 - non Instaport 7000 Serie mux SIL9287 - Instaport
5EC2
TUN-IF-P
TUN-IF-N
1R10
16M
31
30
63
HDMIA-RXC-
HDMIA-RX0+
HDMIA-RX0-
HDMIA-RX1+
HDMIA-RX1-
HDMIA-RX2+
HDMIA-RX2-
62
61
60
59
58
57
56
HDMIA-RXC+
U26
T25
T26
W24
U25
V26
W26
W25
V25
RREF
+3V3
3S0W
TXC_N
TXC_P
TX0_N
TX0_P
TXA_N
TX1_P
TX2_N
TX2_P
RX1_A_N
RX0_A_P
RX0_A_N
RX1_A_P
RX2_A_N
RXC_A_N
RXC_A_P
RX2_A_P
4321
USB-DM2
USB-DP2
USB-DM1
USB-DP1
SIDE USB
CONNECTOR
1P08
+5V-USB1
+5V-USB2
2
1
3
4
4321
SIDE USB
CONNECTOR
1P07
2
1
3
4
9F26
9F25
9F21
9F20
TS-FE-VALID
TS-FE-SOP
TS-FE-CLOCK
TS-FE-DATA
9F27-4
9F28
9F27-2
9F27-1
DDR2-VREF-DDR
A1 E2A1 E2A1 E2A1 E2
+1V8
SDRAM
128MB
7B01 EDE1108AGBG
SDRAM
128MB
7B02 EDE1116AEBG EDE1108AGBG
SDRAM
128MB
7B03 EDE1108AGBG
DQ
A
SDRAM
128MB
7B00 EDE1116AGBG EDE1108AGBG
VREF
VDDL
VREF
VDDL
VREF
VDDL
VREF
VDDL
DDR2-D(0-31)
D(24-31)
D(16-23)
D(8-15)
D(0-7)
DDR2-A(0-13)
SSB 3104 313 6400* SSB 3104 313 6402* SSB 3104 313 6405* SSB 3104 313 6417*
SSB 3104 313 6364* SSB 3104 313 6372* SSB 3104 313 6401* SSB 3104 313 6406*
SSB 3104 313 6401* SSB 3104 313 6405* SSB 3104 313 6372*
SSB 3104 313 6401* SSB 3104 313 6405* SSB 3104 313 6406* SSB 3104 313 6417* SSB 3104 313 6364* SSB 3104 313 6372*
SSB 3104 313 6400* SSB 3104 313 6402*
Block Diagrams
EN 59Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 60
Block Diagrams
B04D
HDMI
B01D
SD-CARD
B02A
PNX85500
B06C
AMBILIGHT
B13
AMBILIGHT CPLD
B14F
CONNECTORS
B04C
ETHERNET + SERVICE
B01A
COMMON INTERFACE
B09A
DVBS CONNECTOR BOARD
B11D
CONNECTORS
B14F
CONNECTORS
B01B
FLASH
B03C
DC / DC
B05A
DDR
B01E
PNX85500-CONTROL
B04C
ETHERNET + SERVICE
B02E
PNX85500: MIPS
B01C
USB HUB
B03C
DC / DC
B02G
PNX85500: STANDBY CONTROLLER
B07A
DVBS-FE
B01K
TUNER BRAZIL
B02G
PNX85500: STANDBY CONTROLLER
CONTROL + CLOCK SIGNALS
B09A
NON DVBS CONNECTOR BOARD
18770_407_100217.eps
100907
7F20 NAND02GW3B2DN6F NAND04GW3B2DN6F
VIDEO STREAM
B02A
B02E
ETHERNET
CA-A(00-14)
1M99
7
6
5
1M95
2
LED1
AD26
AE26
AA22
DETECT2
AA26
AF19
RESET-STBYn
4x HDMI
CONNECTOR
AB22
RESET-SYSTEMn
AD21
ENABLE-3V3n
PNX85500
7S00 PNX85507EB
SD-CARD
CONNECTOR
AC25
LED2
1S02
54M
AF17
AE17
CONTROL
B02E
STANDBY
B02G
HDMI_DV
B02C
AD22
AV1-BLK
AF20
AA20
STANDBY
AD19
AD23
KEYBOARD
RC
LIGHT-SENSOR
AD18
AC19
RESET-USBn
AB19
RESET-AUDIO
AF1
SENSE+1V1
AE25
AV1- STATU S
BACKLIGHT-PWM_BL-VS
BACKLIGHT-BOOST
B03G
AC21
POWER-OK
B02G
B03B
B06C
B01E
7S20 NCP303LSN28G
2
INP
1
OUTP
+3V3-STANDBY
GND
B02E
B02H
POWER
HDMI
SWITCH
B04A
1P00
1
68
PCMCIA
CONDITIONAL
ACCESS
P3_0
P3_1
P1_7
P6_4
P2_2
P2_7
P1_1
P2_6
P0_6
P1_3
P2_3
VDD_1V1
XTAL_I
XTAL_O
P5_1
P5_0
P3_2 P3_3
P3_5 P3_4
CADC_2
CADC_3
RESET_IN
P1_2
W24
RREF
HDMI_RX
P1_0
PWM_1
PWM_0
7F02 7F03
7F04 7F05
7F01
TO POWER SUPPLY
B04A
COMMON INTERFACE
TO POWER SUPPLY
+3V3-STANDBY
+5V
B04E
B03C
SDM
SPI-PROG
AF22
AB20
FF04
FF29
RXD-UP
TXD-UP
Y23
Y24
UART
SERVICE
CONNECTOR
AE21
AF21
RXD1-MIPS
TXD1-MIPS
LED-2
LED-1
1
2
3
4
5
6
7
8
1M20
7U43
ARX-HOTPLUG
1E06
2
3
1
AC22
AV2-BLK
B04A
AE24
AV2- STATU S
B04A
P2_0
AC20
LCD-PWR-ONn
B03H
RESET-STBYn
AUDIO-MUTE-UP
B03A
P0_7
RESET-DVBS
AA15
SENSE+1V2
B03D
VDDA_1V2
AA18
RESET-DVBS
B07A
P0_1
AE18
RESET-ETHERNETn
B04C
P0_3
AF18
SEL-HDMI-ARC
B02D
P0_4
AE20
LAMP-ON
V23
BOOST-PWM
GPIO_10
B01E
BACKLIGHT-BOOST
9
8
BACKLIGHT-PWM-ANA-DISP
31
BRX-HOTPLUG
CRX-HOTPLUG
41
DRX-HOTPLUG
45
35
PCEC-HDMI
CEC-HDMI
1
2
19
18
1P05-19
1P04-19 1P03-19
1P02-19
TO PIN:
1P02-13 1P03-13 1P04-13 1P05-13
FLASH
B02A
NAND
FLASH
256MB/ 512MB
12,37
+3V3
VCC
MDI
1P09
W2
1
SDIO-DAT3
CC_DAT3
2
W6
SDIO-CLK
SDIO-CMD
CMD
AA2
ETH-TXCLK
RXCLK
10 U6
SDIO-CDn
SDCD
AA3
ETH-RXCLK
TXCLK
12
V6
SDIO-WP
SDWP
SDCD
SDWP
W1
5
CLK
7
W5
SDIO-DAT0
DAT_0
8
W4
SDIO-DAT1
DAT_1
9
W3
SDIO-DAT2
DAT_2
DDR-CLK_N DDR-CLK_P
3
SPI_CLK
SPI_CSB
SPI_SDO
SPI_SDI
P6_5
7F52 M25P05-AVMN6P
FLASH
512K
8
+3V3-STANDBY
VCC
6
PNX-SPI-CLK
AF24
3
PNX-SPI-WPn
AE22
1
PNX-SPI-CSBn
AF23
5
PNX-SPI-SDO
AE23
2
PNX-SPI-SDI
AF25
CONTROL
+3V3-STANDBY
+12V
ENABLE -1V8
ENABLE -3V3-5V
DETECT2
XIO-D(00-07)
CA-MDI(0-7)
MDO
CA-MDO(0-7)MDO(0-7)
ETH-TXD
ETH-RXD
XIO_A
XIO_D
XIO-A(0-14)
CA-D(0-7)
MEMORY
B02B
F8 E8F8 E8F8 E8F8 E8
SDRAM
128MB
7B01 EDE1108AGBG
SDRAM
128MB
7B02 EDE1116AEBG EDE1108AGBG
SDRAM
128MB
7B03 EDE1108AGBG
DQ
A
CLK_N CLK_P
GPI0_2
PNX-SPI-CS-AMBIn
W23
B06E
B06D
GPI0_6
PNX-SPI-CS-BLn
V22
B01K
B02G
B13
B02G
GPI0_7
GPI0_3
SDRAM
128MB
7B00 EDE1116AEBG EDE1108AGBG
DDR2-D(0-31)
D(24-31)
D(16-23)
D(8-15)
D(0-7)
DDR2-A(0-13)
B06C B13
BL_PWM
BACKLIGHT-PWM
AD5
B13
RESET-SYSTEMn
AE4
B01K B02G
RESET_SYS
GPI0_11
SELECT-SAW
U23
B01F
CLK_54_OUT
PXCLK54
AC5
B06C B13
PXCLK54
B02G
+3V3
3S0W
TO IR / LED BOARD AND
KEYBOARD CONTROL
9U41
9CH0
B03E
B03B B03D
B02G B03A
EF
7EC0
7R01 STV0903BAC
MULTI
STANDARD
DEMODULATOR
FOR SAT DIG TV
7R02 STV6110AT
SATELLITE
TUNER
122
XTAL
32
12
QP
18
11
QM
19
7
IP
21
8
IM
20
52
SENSE+1V0-DVBS
T21
TS-DVBS-DATA
73
T22
TS-DVBS-CLOCK
74
7
20
R22 R23
TS-DVBS-SOP
75
TS-DVBS-VALID
78
62
TS-FE-DATA
TS-FE-CLOCK
TS-FE-SOP
TS-TS-VALID
9F27-1
9F28
9F27-2
9F27-4
B02G
RESET-ETHERNETn
19
B08A
XIO-D(00-15)
1M59
2
1
3
5
8
7
10
11
14
13
15
Pin8 Pin3Pin5Pin7 Pi n6 Pin4
Pin9
Pin2 Pin1
7GA0 XC9572XL
CPLD
26
VIO
VCCIO
41
43
40
PNX-SPI-SDI
39
PNX-SPI-SDO
3
PNX-SPI-CS-BLn
2
PNX-SPI-CS-AMBIn
PNX-SPI-CLK
AMBI-SPI-CLK-OUT
22
AMBI-SPI-SDO-OUT
27
AMBI-SPI-SDI-OUT_G1
23
AMBI-PWM-CLK_B2
29
AMBI-SPI-CS-OUTn_R2
30
AMBI-LATCH1_G2
31
AMBI-PROG_B1
19
AMBI-BLANK_R1
20
AMBI-LATCH2_DIS
28
AMBI-SPI-CS-EXTLAMPSn
21
AMBI-TEMP
32
5
PNX-SPI-CSBn
5
PNX-SPI-CSBn
PXCLK54
B02E
B02E
B02E
BACKLIGHT-PWM_BL-VS
16
B03C
B02G
1M59
2
1
3
5
8
7
10
11
14
13
15
1F53
I2C
3
2
5
7
13
11
7HA0 XC9572XL
CPLD
26
VIO
VCCIO
41
43
40
PNX-SPI-SDI
39
PNX-SPI-SDO
3
PNX-SPI-CS-BLn
PNX-SPI-CLK
AMBI-SPI-CLK-OUT
22
AMBI-SPI-SDO-OUT
27
AMBI-SPI-SDI-OUT_G1
23
AMBI-PWM-CLK_B2
29
BL-SPI-CLK
18
BL-SPI-SDO
12
BL-SPI-CSn
14
BACKLIGHT-PWM_BL-VSBACKLIGHT-PWM
AMBI-SPI-CS-OUTn_R2
30
AMBI-LATCH1_G2
31
AMBI-PROG_B1
19
AMBI-BLANK_R1
20
AMBI-LATCH2_DIS
28
AMBI-SPI-CS-EXTLAMPSn
21
AMBI-TEMP
32
HDMIB-RC
9HA0
USB-DM
USB-DP
R26
R25
USB_DP
USB_DN
SSB 3104 313 6364.*
3104 313 6372.*
SSB 3104 313 6400.*
3104 313 6405.* 3104 313 6417.*
SSB 3104 313 6400.*
3104 313 6401.* 3104 313 6402.* 3104 313 6405.* 3104 313 6406.* 3104 313 6417.
*
SSB 3104 313 6401.*
3104 313 6452.* 3104 313 6453.*
TNR_SER1_MIVAL
TNR_SER1_SOP
TNR_SER1_MICLK
TNR_SER1_DATA
1F51
1
3
4 5
2
LEVEL SHIFTED
FOR
DEBUG USE
ONLY
7E10 LAN8710A-EZK
ETHERNET
ETHERNET
CONNECTOR
RJ45
TO AMBILIGHT
MODULE
TO AMBILIGHT
MODULE
2D DIMMING
SDM
SPI-PROG
1E70
25M
AF17
AE17
1N00
K24
CA-MOCLKMOCLK
VS_2
20
L23
CA-MOVALMOVAL
MOVAL
62
L22
CA-MOSTRTMOSTRT
MOSTRT
63
7F00
4 3 21
USB-DM2
USB-DP2
USB-DM1
USB-DP1
SIDE USB
CONNECTOR
1P08
+5V
-USB1
+5V
-USB2
2
1
3
4
4 3 21
SIDE USB
CONNECTOR
1P07
2
1
3
4
9F26
9F25
9F21
9F20
7EC1
SII9187ACNU SII9287BCNU
5000/6000 Serie mux SIL9187 - non Instaport 7000 Serie mux SIL9287 - Instaport
SSB 3104 313 6400*
3104 313 6402* 3104 313 6405* 3104 313 6417*
SSB 3104 313 6364*
3104 313 6372* 3104 313 6401* 3104 313 6406*
SSB 3104 313 6401* SSB 3104 313 6405* SSB 3104 313 6406* SSB 3104 313 6417* SSB 3104 313 6364* SSB 3104 313 6372*
SSB 3104 313 6400* SSB 3104 313 6402*

9-6 Block Diagram Control & Clock Signals

EN 60Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 61

9-7 Block Diagram I2C

I²C
PNX85500: MIPS
B02E
DDR
B05A
FLASH
B01B
ETHERNET + SERVICE
B04C
PNX85500: CONTROL
B01E
PNX85500-CONTROL
B01E
PNX85500: STAND BY CONTROLER
B02G
HDMI
B04D
HDMI
B01H
TEMP SENSOR + HEADPHONE
B01J
DVBS-FE
B07A
DVBS-SUPPLY
B08B
TUNER BRAZIL
B01K
HDMI & CI
B01F
PNX85500: ANALOG VIDEO
B02I
ETHERNET + SERVICE
B04C
MINI LVDS (LGD)
B11C
TCON CONTROLLER (LGD)
B11A
P GAMMA & VCOM & FLASH (SHARP)
B14C
TCON CONTROL (SHARP)
B14A
VGA
B01I
VIDEO OUT - LVDS
B06B
DVBS CONNECTOR BOARD
B09A
CONNECTORS (LGD)
B11D
CONNECTORS (SHARP)
B14F
1F52
7S00 PNX85507EB
PNX85500
SDA-SSB
SCL-SSB
C25
C26
1_SDA
1_SCL
AC23
AC24
MC_SDA
MC_SCL
B25
A24
3_SDA
3_SCL
SDA-UP-MIPS
SCL-UP-MIPS
CONTROL
STAN DB Y
3KTU
3KTV
VCC_3V3
7
8
SDA-TCON
SCL-TCON
1
3
DEBUG
ONLY
18770_408_100217.eps
100907
VCOM_SDA
VCOM_SCL
RES
3F63
3F62
56
7F58
M24C64
EEPROM
(NVM)
3F60
3F59
TUN-P7
TUN-P6
SDA-TUNER
SCL-TUNER
76
1T01
TH2603
MAIN
TUNER
3S60
3S61
3F75
3F76
53 54
7EC1
SII9287B SII9187A
HDMI MUX
3EC5
3EC3
HDMI
CONNECTOR 3
HDMI
CONNECTOR 2
1P04
16
15
29
30
1P03
16
15
33
34
1P02
16
15
39
40
HDMI
CONNECTOR
SIDE
1P05
16
15
3FBF-2
3FBF-1
DIN-5V
43
44
47
48
Y25
Y26
Y23
Y24
GPIO_2
GPIO_3
DDCA-SDA
DDCA-SCL
ARX-DDC-SDA
ARX-DDC-SCL
BRX-DDC-SDA
BRX-DDC-SCL
CRX-DDC-SDA
CRX-DDC-SCL
DRX-DDC-SDA
DRX-DDC-SCL
12
7FD1
LM75BDP
TEMP
SENSOR
3FD3
3FD4
46 45
7FE0
TC90517FG
DEMODULATOR
3FE9
3FE8
13 12
3S56
3S57
3S2F
3S2G
3S5Y
3S5Z
3S6D
3S6E
+3V3
3S69
3S6A
+3V3
3S6V
3S6W
+3V3-STANDBY
3S81
3S80
+3V3
3S83
3S84
+3V3
3S6F
3S6G
+3V3
AD25
AD24
1E05
12
15
VGA-SDA-EDID-HDMI
VGA-SCL-EDID-HDMI
VGA-SDA-EDID
VGA-SCL-EDID
3FC1
3FC2
+5V-VGA
9FC2
9FC4
9FC1
9FC3
RES
3S5V-1
3S5V-3
9S15
9S14
VGA-SDA-EDID-TCON
VGA-SCL-EDID-TCON
3EC1-1
3EC1-3
AIN-5V
3ECA-1
3ECA-2
BIN-5V
3ECA-3
3ECA-4
CIN-5V
3ECP-3
3ECP-1
+5V-EDID
3ECU-2
3ECU-4
+3V3
VCC
RES
1KQB
2
1
9JB6
9JB7
9JB6
9JB7
12 13
7KQA
ISL24837IRZ
8-CHANNEL
PROG I2C
REF VOLT GEN
E19 E20
7KAA
UPD809900F1
CONTROL
7KQB M25P32
21
7KQH
PCA9540B
2 CHANNEL
MULTIPLEXER
B24
Y5 Y6
AB4
AC1
AA3
11 10
9
8
7
A23
4_SDA
4_SCL
AE21
AF21
P3_0
P3_1
1
6
10
11
5
15
VGA
CONNECTOR
RXD1-MIPS
TXD1-MIPS
W21
W22
GPIO_2
GPIO_3
RXD2-MIPS
TXD2-MIPS
UART
SERVICE
CONNECTOR
1E06
3
2
1
3E53-3
3E53-1
3E53-4
3E53-2
1F51
1
3
B02E
B02G
MEMORY
B02B
FLASH
B02A
ANALOGUE
VIDEO
VGA_EDID_SDA
VGA_EDID_SCL
B02I
B02I
ERR
35
ERR15ERR
53
1M71
1
3
TO
TEMPERATURE
SENSOR
4
5
2D
DIMMING
1F53
2
3
SDA-BL
SCL-BL
LVD S
CONNECTOR
Programmable via USB
1G51
50
49
SDA-DISP
SCL-DISP
RES
3C83
3C81
3S67
3S65
3S68
3S66
+3V3
B26
A25
2_SDA
2_SCL
SDA-SET
SCL-SET
3S58
3S5W
3S6B
3S6C
+3V3
3S1G
3S1H
+3V3-STANDBY
RES
7
8
9S13
9S10
3C84
3C85
1M71
1
3
TO
TEMPERATURE
SENSOR
2D
DIMMING
1F53
2
3
RES
3J83
3J81
3J84
3J85
1M71
3
1
TO
TEMPERATURE
SENSOR
2D
DIMMING
1F53
2
3
RES
3K83
3K81
3K84
3K85
3G2W
3G2Y
uP
LEVEL SHIFTED
FOR DEBUG
USE ONLY
RXD-UP
TXD-UP
3F65
3F64
21
7S01
PCA9540B
2 CHAN.
MULTIPLEX.
ERR
24
ERR
34
120
7JC1
MAX9668ETP
10 BIT
PROG GAMMA
REF SYST
RES
RES
1J02
1
4
2
SDA-TCON
SCL-TCON
56
7
7J02
M24C32-WDW6
EEPROM
(4Kx8)
9JBB
9JBB
9JBA
SDA-DISP
SCL-DISP
SDA-DISP
SCL-DISP
3J38
3J37
+VDISP
3J04
SCD
SCL
WP
3J36
3J35
VCC
175 176
7J01
TL2429MC
TCON
ERR
23
ERR
42
69
7T50
LNBH23QT
LNB
CONTROLLER
3T61
3T51
ERR
31
98 97
7R01
STV903BAC
CHANEL DEC
DVBS
3R00
3R01
ERR
28
7R02
STV6110A
SATELITE
TUNER
ERR
36
7JB1
7JB3
RES
9S12
9S11
7E10 LAN8710A-EZK
ETH-RXD(0)
ETH-RXD(3)
ETH-RXCLK
ETH-RXD(1)
ETH-RXD(2)
AA1 AA4
AB1 AB2
AA2
22 23
24 25
20
ETH-TXD(0)
ETH-TXD(3)
ETH-TXCLK
ETH-TXD(1)
ETH-TXD(2)
RXD_0 RXD_1
RXD_2 RXD_3
RXCLK
TXD_0 TXD_1
TXD_2 TXD_3
TXCLK
XIO_D
DQ
A
ETHERNET
3R15
3R14
+3V3RF
W21
W22
SDAT
SCLT
DDC_A_SDA
DDC_A_SCL
HDMI_DV
HDMI
CONNECTOR 1
ETHERNET
CONNECTOR
RJ45
RES RES
SDRAM
7B01 EDE1108AGBG
SDRAM
7B02 EDE1116AEBG EDE1108AGBG
FLASH
(4Gx16)
SDRAM
7B03 EDE1108AGBG
SDRAM
7B00 EDE1116AEBG EDE1108AGBG
DDR2-D(0-31)
XIO-D(00-07)
D(24-31)
D(16-23)
D(8-15)
D(0-7)
DDR2-A(0-13)
19
1
18 2
19
1
18 2
19
1
18 2
19
1
18 2
SPI_CLK
SPI_CSB SPI_SDO SPI_SDI
P6_5
7F52 M25P05-AVMN6P
FLASH
512K
8
+3V3-STANDBY
VCC
6
PNX-SPI-CLK
AF24
3
PNX-SPI-WPn
AE22
1
PNX-SPI-CSBn
AF23
5
PNX-SPI-SDO
AE23
2
PNX-SPI-SDI
AF25
7F20 NAND02GW3B2DN6F NAND04GW3B2DN6F
5000/6000 Serie 256MB
7000 Serie 512MB
ERR
13
ERR
18
ERR
14
ERR
64
STAN DB Y
SW
MAIN
SW
MAIN NVM
SW
EDID
SW
SW
TCON
SW
SW
TCON
SW
SW
FLASH
Programmable via ComPair
Pre-programmed device
1N00
SSB 3104 313 6400* SSB 3104 313 6405* SSB 3104 313 6417*
SSB 3104 313 6400* SSB 3104 313 6405* SSB 3104 313 6417*
SSB 3104 313 6400* SSB 3104 313 6405* SSB 3104 313 6417*
SSB 3104 313 6401* SSB 3104 313 6402* SS
B 3104 313 6406*
SSB 3104 313 6401* SSB 3104 313 6402* SSB 3104 313 6406*
SSB 3104 313 6364* SSB 3104 313 6372*
SSB 3104 313 6401* SSB 3104 313 6402* SSB 3104 313 6406*
SSB 3104 313 6401* SSB 3104 313 6405
*
SSB 3104 313 6372*
SSB 3104 313 6400* SSB 3104 313 6402*
SSB 3104 313 6401* SSB 3104 313 6405* SSB 3104 313 6406* SSB 3104 313 6417* SSB 3104 313 6364* SSB 3104 313 6372*
Block Diagrams
EN 61Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 62

9-8 Supply Lines Overview

B01A
COMMON INTERFACE
B01D
SD-CARD
B01F
HDMI & CI
B01K
TUNER BRAZIL
B01C
USB HUB
B02B
PNX85500: SDRAM
B01B
FLASH
B02A
PNX85500: NANDFLASH CONDITIONAL ACCESS
B02C
PNX85500: DIGITAL VIDEO IN
B02E
PNX85500: MIPS
B02G
PNX85500: STANDBY CONTROLLER
B02H
PNX85500: POWER
B01H
HDMI
B01I
VGA
B01J
TEMP SENSOR + HEADPHONE
B01E
PNX85500: CONTROL
B01G
TOSHIBA SUPPLY
B03D
DC / DC
B03E
DC / DC
B08A
DVBS-SUPPLY
B08B
DVBS-SUPPLY
B11C
MINI LVDS (LGD)
B09A
(*NON) DVBS CONNECTOR BOARD
B03G
FAN - CONTROL
B04A
ANALOGUE EXTERNALS A
B04C
ETHERNET + SERVICE
B03F
TEMPSENSOR + AMBILIGHT
B06A
DISPLAY INTERFACING-VDISP
B02D
PNX85500: AUDIO
B03A
AUDIO
B03B
DC / DC
SUPPLY LINES OVERVIEW
PSU
B03C
DC / DC
B03H
VDISP - SWITCH
B04D
HDMI
B04E
HEADPHONE
B04B
ANALOGUE EXTERNALS B
B06B
VIDEO OUT - LVDS
B06D
SPI-BUFFER
B05A
DDR
B11A
TCON CONTROLLER (LGD)
B11B
TCON DC / DC (LGD)
B14B
TCON DC / DC (SHARP)
B14C
P GAMMA & VCOM & FLASH (SHARP)
B14D
MPD (SHARP)
B14E
MINI LVDS (SHARP)
B06C
.
B07A
DVBS-FE
B13
AMBILIGHT CPLD
B14A
TCON CONTROL (SHARP)
B14F
CONNECTORS (SHARP)
B11D
CONNECTORS (LGD)
+5V
+5V
+5VCA
3F01
+T
B03e
+3V3
+3V3
B03e
B03e
B03e
+3V3-SD
3F40
+T
+3V3
+3V3
+5V-TUN-PIN
+5V-TUN
+5V-TUN
B03e
+5V
+5V
+5V-USB2
3F32
+T
+5V-USB1
3F25
+T
B03e
+3V3
+3V3
B03e
+1V8
+1V8
DDR2-VREF-CTRL2
DDR2-VREF-CTRL3
B03c
+3V3
+3V3
+3V3
+3V3
+5V
+5V
B03e
+3V3
+3V3
B03e
B03e
B01g
B03e
B03b
+3V3
+3V3
B03e
B03b,d,e,g, B08b,B09a, B11d,B14f
B01e,B02e, g,h,B03a,b,h, B04d,e,B09a, B11d,B14f
B03h
B02d,B03a
+3V3
+3V3
B03e
+3V3-STANDBY
+3V3-STANDBY
B03c
+1V1
+1V1
B03b
+3V3-STANDBY
+3V3-STANDBY
B03c
+1V1
+1V1
B03b
+1V2
+1V2
B03d
+1V8
+1V8
B03b
+2V5
+2V5
B03d
+2V5-AUDIO
+2V5-AUDIO
B02d
+2V5-LVDS
+2V5-LVDS
B03d
+3V3
+3V3
B03e
+3V3-STANDBY
+3
V3-STANDBY
B03c
DIN-5V
+3V3
+3V3
+1V2-BRA-VDDC
+1V2-BRA-VDDC
+1V2-BRA-DR1
+1V2-BRA-DR1
+3V3
+3V3
B03e
+3V3-STANDBY
+3V3-STANDBY
B03c
+5V
+5V
B03e
B03d
B03e
B03e
9F71
+3V3-BRA
+3V3
+3V3
+1V2-BRA-VDDC
+3V3+3V3
7FA3
IN OUT
COM
+1V2-BRA-DR1
5FA4
5FE7
5FA3
+3V3
+5V+5V
+2V5-LVDS
+2V5
B03e
+2V5-AUDIO
+3V3-ARC
+3V3+3V3
B03d
+2V5+2V5
7S08
IN OUT
COM
+2V5-BRA
+3V3-BRA-FLT
+5V+5V
7FE3
IN OUT
COM
5FE9
5FE4
3S20
3S06
+24V-AUDIO-POWER
+24V-AUDIO-POWER
+24V-AUDIO-VDD
3S0Z
3S11
B03c
B03c
+3V3-STAN D BY+3V3-STANDBY
+24V-AUDIO-POWER
+24V-AUDIO-POWER
+AVCC
3D09
7U03 TPS53126PW
+12V
+1V8
12
14
+1V1
5U01
23
24
+12V
12V/1V1
COVERSION
12V/1V8
COVERSION
5U02
5U00
B03c
+3V3-STAN D BY
+3V3-STANDBY
B03c
Dual
Synchronous
Step-Down
Controller
7U04
7U01
7U02-2
7U02-1
1
1M95
11
66 77
88
1M95
+3V3-STANDBY
3V3_ST
+12V
1M99
11
66 77
22
33
44
88
55
LAMP-ON
1M99
BACKLIGHT-BOOST
+12VD
BACKLIGHT-PWM_BL-VS
+12V
99
+24V-AUDIO-POWER
10 10
+12V +12V
+VSND
GND_SND
BACKLIGHT-PWM-ANA-DISP
BL-SPI-CSn
99
710
BL-SPI-SDO
8 11
912
BL-SPI-CLK
POWER-OK
22
33
44
55
STANDBY
STANDBY
GND1
GND1
GND1
11 11
N.C.
1U40
T 3.0A
MAINS-OK
CUA0
+1V2
+1V8+1V8
+12V
7UA3
B03b
+3V3-ET-ANA
+3V3+3V3
B03e
B03e
B03e
+2V5-REF
+12V+12V
B03c
B03b
B03c
B03e
B03c
B03e
B03e
3U16
3UA0
7UC0
IN OUT
COM
3U15
7UA0
VOLT.
REG.
+5V-TUN
+5V5-TUN+5V5-TUN
7UA6
ENABLE-1V8
+3V3
+12V+12V
+1V1+1V1
+12V+12V
+3V3+3V3
+5V+5V
+3V3+3V3
5UD3 5UD2
+5V
+3V3
+5V5-TUN
5UD0 5UD1
6UD0
+2V5
7UD2
IN OUT
COM
7UD0
IN OUT
COM
7UD1
IN OUT
COM
7UD3
IN OUT
COM
B03e
B02h
+3V3+3V3
V-AM BI
1UM0
T 1.0A
5UM1
B03h
B03h
+VDISP-INT+VDISP-INT
1G00
T 3.0A
+VDISP
1G03
T 3.0A
1C86
*1T86
T 2.0A
1HA0
T 1.5A
1JG1
T 3.0A
5G02
5E08
+VDISP-INT
+12VD+12VD
+3V3+3V3
7UU2
LCD-PWR-ONn
7UU1
B03c
B03e
+3V3-STAN D BY+3V3-STAN D BY
B03c
1P03
18
HDMI 2
CONNECTOR
BIN-5V
1P02
18
HDMI 1
CONNECTOR
+5V-EDID
+3V3-STANDBY
+3V3-STANDBY
+3V3
+3V3
+3V3-HDMI
CIN-5V
1P04
18
HDMI 3
CONNECTOR
AIN-5V
5EC0
B03e
B03c
+5V-VGA
+5V-VGA
+5V
+5V
B01I
B03e
B02b,h,B03d, B05a
DIN-5VDIN-5V
B01h
B03e
B03c
6EC1
+3V3-STANDBY+3V3-STANDBY
+3V3+3V3
B03e
+5V+5V
B03e
B06a
+VDISP+VDISP
+3V3+3V3
B08a
B08a
+2V5-DVBS+2V5-DVBS
+1V-DVBS+1V-DVBS
B03e
+3V3
+3V3
DDR2-VREF-DDR
+1V8+1V8
B03b
B02h
B02h
B01f
3B20
VCORE
ML_VDD
VCCVCC
B11b
+VDISP+VDISP
B11b
VIO
+3V3+3V3
B03e
5G01
5GA1
VINT
5GA0
+3V3RF
+3V3-DVBS+3V3-DVBS
B08a
ONLY FOR 5000 SERIES
NOT FOR 5000 SERIES
B06a,B11b, B14b
5R01
+3V3-DEMOD
5R00
OR
B03d
B02d,h
B09a
+24V
+5V-DVBS
+2V5-DVBS
+24V
3
1
12
B03e
+3V3+3V3
+V-LNB
B03c
+12V+12V
B08a
+V-LNB+V-LNB
B08a
+3V3-DVBS+3V3-DVBS
B11b
VDDVDD
P_VDD
B11b
VCCVCC
B06b
B03e
B03c
B03e
B03c
+3V3-STANDBY+3V3-STAN D BY
+5V+5V
+12V+12V
+3V3+3V3
5T03
5T04
7T03 TPS54283PWP
Dual N-Synchr Converter
+3V3-DVBS
7T02
IN OUT
COM
+1V-DVBS
7T00
IN OUT
COM
5T00 5T01
7T01
IN OUT
COM
5T02
VDD
VCC
7JF1 MAX17113ETL
Multiple
Output Power Supply
1M20
8
5
1M59
21
TO
IR/LED
BOARD
TO
AMBILIGHT
MODULE
1M09
1 2
+24V
7J03
IN OUT
COM
9J02
+VDISP
+VDISP-INT+VDISP-INT
1KFA
T 3.0A
VCC_3V3
VGH_35V
VLS_15V6
VLS_15V6_B
7KFA ISL97653AIRZ
IC
LCD
SUPPLY
+VDISP
+VDISP-INT+VDISP-INT
VCC_1V2VCC_1V2
3JC1
3JC0
VIO
+3V3+3V3
B03e
+24V
5HA1
VINT
5HA0
VDDQ
VCC_3V3VCC_3V3
B14b
5KAF
VDD33
5KAE
VCC_1V2
SSCG_AVDD
+VDISP+VDISP
1M72
1 2
7KAC
VIN SW
GND
5KAG
5KAD
LVD S_AVDD
mini_AVDD
5KAC
5KAB
VDD12
5KAA
7KFE
9KFC
9KFE
VGL_-6V
7KQA ISL248371RZ
IC
LCD
SUPPLY
VREF_15V2
VLS_15V6VLS_15V6
VLS_15V6VLS_15V6
VCC_3V3VCC_3V3
VCC_3V3VCC_3V3
+VDISP+VDISP
VREF_15V2VREF_15V2
+VDISP+VDISP
VLS_15V6VLS_15V6
VGL_-6VVGL_-6V
VGH_35VVGH_35V
VCC_3V3VCC_3V3
B03c
B03e
B03c
B03e
B14b
B14b
B14b
B14b
B14b
B14b
B14c
B14b
B14b
B03h
B14a
B14b
B14b
B14b
+3V3-STANDBY+3V3-STAN D BY
+5V+5V
+12V+12V
+3V3+3V3
1M20
8
5
TO IR/LED PAN EL
B03c
B03e
B03c
B03e
+3V3-STANDBY+3V3-STAN D BY
+5V+5V
+12V+12V
+3V3+3V3
1M20
8
5
TO IR/LED PAN EL
3KFP
B01,a,c,e,k, B03c,d,B04a,b,d, B09a,B11d, B14f
B14d
B14a,c,d
B14a,c,d,e
B14c,d,e
B14e
B14b
B14e
B11c
B11a
B11a,c
B08b
B08a
B07a,B08b
B07a
B07a
1P05
B02g,h, B03e
18
HDMI SIDE
CONNECTOR
B04d
B01k
B01k
+5V-VGA
1E05
9
VGA
CONNECTOR
B04d
B01g
18770_409_100412.eps
100423
B02G
B03A
B02G
B06C B01E
B02G
B02G
B01,a,b,c,d,e, g,j,jk,B14f B02a,c,d,e,h, B03c,f,g,h, B04a,c,d,e, B06b,c,d, B08a,B09a, B11d,B13
Optional 1M99 is 12 pin connector
+12V
BL_ON_OFF
DIM
POK
N.C
N.C.
N.C.
+12V
BOOST
GND1
GND1
N.C.
35
21
22
1M59
21
TO
AMBILIGHT
MODULE
5KFD
3
1
32
5
21
10
Block Diagrams
EN 62Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 63

9-9 Block Diagram iBoard

19040_400_100929.eps
100929
RC
PCB
8 pin
Phone Jack
(Audio out)
LCD Clock
PCB SSB
8 pin
Bathroom
SPEAKER
Mono 2W
Clock I2C
4 pin
-----------------
Bathroom audio
3 pin
RJ 48
3 pin
(RS232)
Tx/Rx
Audio
Amp
Clock
LCD clock
5 pin
IR IN
IR OUT
Detect IR-conn
SSB
IR Board
Key Board
Block Diagrams
EN 63Q552.1HE LA 9.
2010-Nov-19
back to
div. table
Page 64
Circuit Diagrams and PWB Layouts
19040_506_100924.eps
101111
Adapter
A01 A01
715G4238
Adapter
A
2010-08-23
1
1
2
2
3
3
4
4
5
5
A
A
B
B
C C
D
D
BO
BO
Vin
VCC
FB
PROTECT
standby
+3.4V
BO
+24V +3.4V
LV
PROTECT
V_rise
+12V
+24V
V_rise
External PWM
24V1
B+
+24Vaudio
Backlight on/off
+12V
24V1
PS_ON
+12V
+24V
+24V
PS_ON
+12V
+3.4V
LED status
+24V
VCC_1
B+
VCC_1
LV
VCC_1
5V
+12V
5V
VCC
5V
+3.4V
Vin
VCC_1
+12V
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
HOT COLD
HOT COLD
COLD
HOT
COLDHOT
HOT COLD
HOT COLD
COLD
HOT
COLD
HOT
+
C982 470UF 35V
+
C982 470UF 35V
C931 1uF
C931 1uF
R982 10K +-1% 1/10W
R982 10K +-1% 1/10W
R917
680KOHM1/4W
R917
680KOHM1/4W
R928
2Mohm 1/4W +/-1%
R928
2Mohm 1/4W +/-1%
R912
47 OHM
R912
47 OHM
R920
62KOHM +-1% 1/8W
R920
62KOHM +-1% 1/8W
+
C904 10UF 50V
+
C904 10UF 50V
C935 1nF 50V
C935 1nF 50V
2
T950 POWER X'FMR
2
T950 POWER X'FMR
1
3
5
4
7
6
9 10
R932
3.9K OHM
R932
3.9K OHM
IC953
PC123X8YFZOF
IC953
PC123X8YFZOF
12
43
R972
220 OHM 1/8W
R972
220 OHM 1/8W
R959
47 OHM 1/4W +-5%
R959
47 OHM 1/4W +-5%
Q972 2N7002
Q972 2N7002
C925
680pF
C925
680pF
HS1
Heat-sink(90A6064-1)
HS1
Heat-sink(90A6064-1)
1 2
-
+
BD901
S10B06G
-
+
BD901
S10B06G
2
1
3
4
R951
1M5 1/4W 1% R951
1M5 1/4W 1%
HS2
Heat-sink(90A6241-1)
HS2
Heat-sink(90A6241-1)
1 2
C922
330pF/250V
C922
330pF/250V
R933
1KOHM +-5% 1/6W
R933
1KOHM +-5% 1/6W
C934
0.01uF/50V
C934
0.01uF/50V
IC909
MP2367
IC909
MP2367
BS
1
IN
2
SW
3
GND
4
FB
5
COMP
6
EN
7
SS
8
HS5 Heat-sink( D956 )
HS5 Heat-sink( D956 )
1 2
ZD950
MTZJ T-72 15B
ZD950
MTZJ T-72 15B
1 2
FB907
BEAD
FB907
BEAD
1 2
R943
5.1KOHM +-1% 1/8W
R943
5.1KOHM +-1% 1/8W
C903
0.22uF/50V
C903
0.22uF/50V
D976 1N4148
D976 1N4148
+
C958 330UF 16V
+
C958 330UF 16V
C994
0.33uF/25V
C994
0.33uF/25V
R945
20.5KOHM +-1% 1/8W
R945
20.5KOHM +-1% 1/8W
L901
13mH
L901
13mH
124
3
HS6
Heat-sink(90A6241-1)
HS6
Heat-sink(90A6241-1)
1 2
C956
2200pF500V
C956
2200pF500V
R925
0.1 ohm
R925
0.1 ohm
R903
3.3M 1/4W
R903
3.3M 1/4W
R968 16K 1% 1/8W
R968 16K 1% 1/8W
C955
1000pF
C955
1000pF
+
C936 470uF 25V
+
C936 470uF 25V
R914
0.1OHM2W
R914
0.1OHM2W
D972
FMWN-2308
D972
FMWN-2308
1
2
3
R963 330 OHM +-5% 1/6W
R963 330 OHM +-5% 1/6W
CN902
CONN
CN902
CONN
1 2
3
4 5 6 7
8
9 10 11 12 13 14 15
R976 100K OHM 1/4W
R976 100K OHM 1/4W
R936
22R 1/8W 5%
R936
22R 1/8W 5%
C917
1nF 50V
C917
1nF 50V
C901 1uF/450V
C901 1uF/450V
IC950
A6069H
IC950
A6069H
S/OCP
1
BR
2
GND
3
FB/OLP4VCC
5
D/ST
7
D/ST
8
R979 15K 1/10W
R979 15K 1/10W
R957
4.7 OHM 1/4W
R957
4.7 OHM 1/4W
L9733.5uHL9733.5uH
ZD909
BZX55-C9V1
ZD909
BZX55-C9V1
1 2
R919
330K 1/8W
R919
330K 1/8W
IC972
PC123X8YFZOF
IC972
PC123X8YFZOF
12
43
Q901
STP20NM60FP
Q901
STP20NM60FP
2
1
3
C916
1nF 50V
C916
1nF 50V
R950
1M5 1/4W 1%
R950
1M5 1/4W 1%
C907 1000pF
C907 1000pF
C902 33NF50V
C902 33NF50V
Q952 2N3904S-RTK/PS
Q952 2N3904S-RTK/PS
C979
0.1uF
C979
0.1uF
R930
0.43 OHM +-5% 2WS
R930
0.43 OHM +-5% 2WS
D906
SJPW-T4V
D906
SJPW-T4V
1 2
C905
0.1uF
C905
0.1uF
D969 1N4148
D969 1N4148
Q954
PMBS3906
Q954
PMBS3906
R940
5.1K OHM 1/4W +-5%
R940
5.1K OHM 1/4W +-5%
IC901 FAN7529MX
IC901 FAN7529MX
INV1COMP2MOT3CS
4
ZCD
5
GND
6
OUT7VCC
8
C964
0.1uF
C964
0.1uF
HS3
Heat-sink( D902 )
HS3
Heat-sink( D902 )
1 2
Q904
BC857C
Q904
BC857C
D903 1N5408-E3/73
D903 1N5408-E3/73
+
C909
100uF M 450V
+
C909
100uF M 450V
C933
0.01uF/50V
C933
0.01uF/50V
+
C952 10UF 50V
+
C952 10UF 50V
Q905
PMBTA45
Q905
PMBTA45
+
C985
220UF 25V
+
C985
220UF 25V
R911NCR911 NC
C912
1KV 10nF
C912
1KV 10nF
t
TH903
SCK101R55LSY
t
TH903
SCK101R55LSY
1
2
C915
1nF 50V
C915
1nF 50V
RV901
Varistor
RV901
Varistor
C971
2N2 50V
C971
2N2 50V
R965
3K 1/8W 5%
R965
3K 1/8W 5%
R983
15K 1/6W 5%
R983
15K 1/6W 5%
SG902 GS41-201MA
SG902 GS41-201MA
t
NR901
NTCR
t
NR901
NTCR
1 2
C996
4N7 50V
C996
4N7 50V
R961
47 OHM 1/4W +-5%
R961
47 OHM 1/4W +-5%
R987
4M7 +-5% 1/8W
R987
4M7 +-5% 1/8W
R988 0R05OHM1/8W
R988 0R05OHM1/8W
L902
13mH
L902
13mH
1
2
4
3
R927 2Mohm 1/4W +/-1%
R927 2Mohm 1/4W +/-1%
R956 100K OHM 1/4W
R956 100K OHM 1/4W
D951
B340A
D951
B340A
1 2
D902
FMY-1106S
D902
FMY-1106S
C972 220pF
C972 220pF
SG903
GS41-201MA
SG903
GS41-201MA
F901
T3.15A H250V
F901
T3.15A H250V
12
34
R922
2.2K OHM 3W
R922
2.2K OHM 3W
Q971 2SK4100LS-T 7A/650V
Q971 2SK4100LS-T 7A/650V
+
C984 1000uF 25V
+
C984 1000uF 25V
C921
0.22UF 275V
C921
0.22UF 275V
D970
1N4148
D970
1N4148
R918
13KOHM +-1% 1/8W
R918
13KOHM +-1% 1/8W
C914 220PF
C914 220PF
D956
SBT15006JST
D956
SBT15006JST
1
2
3
C930
0.1uF
C930
0.1uF
+
C995 220UF 35V
+
C995 220UF 35V
ZD951
MTZJ T-72 30B
ZD951
MTZJ T-72 30B
1 2
C937
0.1uF
C937
0.1uF
R906 33KOHM +-5% 1/6W
R906 33KOHM +-5% 1/6W
D985
1N4148
D985
1N4148
IC973
AS431AZTR-E1
IC973
AS431AZTR-E1
D975
1N4148
D975
1N4148
D954 1N4148
D954 1N4148
L903
300uH
L903
300uH
1
2 6
10
IC951
AZ432AZTR-G1
IC951
AZ432AZTR-G1
2 3
1
ZD973
MTZJ T-72 15B
ZD973
MTZJ T-72 15B
1 2
R949 51KOHM +-1% 1/8W
R949 51KOHM +-1% 1/8W
D973
FCQS10A065
D973
FCQS10A065
1
2
3
CN901
SOCKET
CN901
SOCKET
1
2
C911
1500pF / 250V
C911
1500pF / 250V
C920
0.47uF
C920
0.47uF
R978
100K 1/10W 5%
R978
100K 1/10W 5%
C978
0.1uF
C978
0.1uF
Q951
2N3904S-RTK/PS
Q951
2N3904S-RTK/PS
C992
0.1uF
C992
0.1uF
IC952
PC123X8YFZOF
IC952
PC123X8YFZOF
12
43
R934 20KOHM +-1% 1/8W
R934 20KOHM +-1% 1/8W
C974
0.1uF
C974
0.1uF
C918
1nF 50V
C918
1nF 50V
D953 PR1007
D953 PR1007
C963 1uF
C963 1uF
R935 51K 1/8W 5%
R935 51K 1/8W 5%
FB901
BEAD
FB901
BEAD
1
2
R953
560K 1/8W 1%
R953
560K 1/8W 1%
R974 100K OHM 1/4W
R974 100K OHM 1/4W
C976
0.1uF
C976
0.1uF
FB903
BEAD
FB903
BEAD
1
2
R938 51K 1/8W 5%
R938 51K 1/8W 5%
R916
680KOHM1/4W
R916
680KOHM1/4W
+
C938
220UF 25V
+
C938
220UF 25V
ZD971
MTZJ T-72 27B
ZD971
MTZJ T-72 27B
1 2
HS9
Heat-sink(90A6064-1)
HS9
Heat-sink(90A6064-1)
1 2
+
C990 1000uF 35V
+
C990 1000uF 35V
R986 100KOHM +-1% 1/4W
R986 100KOHM +-1% 1/4W
+
C977 10UF 50V
+
C977 10UF 50V
R904
3.3M 1/4W
R904
3.3M 1/4W
C951
0.001uF/1KV
C951
0.001uF/1KV
+
C954 100UF 50V
+
C954 100UF 50V
ZD972
MTZJ T-72
ZD972
MTZJ T-72
1 2
R946
1.96K OHM 1/8W
R946
1.96K OHM 1/8W
R980 51KOHM +-1% 1/10W
R980 51KOHM +-1% 1/10W
R967 9K1 1/8W 1%
R967 9K1 1/8W 1%
C991
4.7nF/50V
C991
4.7nF/50V
C957
2200pF500V
C957
2200pF500V
R910
470R 1/8W 1%
R910
470R 1/8W 1%
R939
5.1K OHM 1/4W +-5%
R939
5.1K OHM 1/4W +-5%
+
C960
470UF 16V
+
C960
470UF 16V
R923
1K 1/8W
R923
1K 1/8W
R924
2.2K 1/8W
R924
2.2K 1/8W
C900 47nF 50V
C900 47nF 50V
FB905 BEADFB905 BEAD
1 2
SG904
GS41-201MA SG904
GS41-201MA
R991
2.4KOHM +-5% 1/4W
R991
2.4KOHM +-5% 1/4W
C988
0.22uF/50V
C988
0.22uF/50V
HS8
Heat-sink(IC950 ) NC
HS8
Heat-sink(IC950 ) NC
1 2
R915
680KOHM1/4W
R915
680KOHM1/4W
R993 510K OHM 1/8W
R993 510K OHM 1/8W
C983 1uF
C983 1uF
R944
0R05OHM1/8W
R944
0R05OHM1/8W
R908
15KOHM +-5% 1/4W
R908
15KOHM +-5% 1/4W
T970
POWER X'FMR
T970
POWER X'FMR
7
8
9 10
11
12
12
9 10
11
4
1
R926 2Mohm 1/4W +/-1%
R926 2Mohm 1/4W +/-1%
Q902
MMBT2907AK
Q902
MMBT2907AK
1
23
R975 100K OHM 1/4W
R975 100K OHM 1/4W
Q916
PMBTA45
Q916
PMBTA45
D904
1N4007-E3/73
D904
1N4007-E3/73
R902 100K 1/4W
R902 100K 1/4W
FB902
BEAD
FB902
BEAD
1 2
R937
22R 1/8W 5%
R937
22R 1/8W 5%
L951
20uH
L951
20uH
R985
10K 1/8W 5%
R985
10K 1/8W 5%
L971
3.5uH L971
3.5uH
C959
0.001uF/1KV
C959
0.001uF/1KV
R958
1.2OHM2W
R958
1.2OHM2W
R905
3.3M 1/4W
R905
3.3M 1/4W
D971
1N4148
D971
1N4148
C970
0.1uF
C970
0.1uF
C980
0.027uF 5% 1000V
C980
0.027uF 5% 1000V
Q973 2N7002
Q973 2N7002
D974
1N4148
D974
1N4148
Q970 2SK4100LS-T 7A/650V
Q970 2SK4100LS-T 7A/650V
R971
1K 1/8W 5%
R971
1K 1/8W 5%
L972
3.0uH +-10%
L972
3.0uH +-10%
R931
10KOHM +-1% 1/6W
R931
10KOHM +-1% 1/6W
FB911 BEAD
FB911 BEAD
1 2
C962
0.22uF/50V
C962
0.22uF/50V
C928
330pF/250V
C928
330pF/250V
R992
100 OHM 1/8W
R992
100 OHM 1/8W
R981
1.2KOHM 1%
R981
1.2KOHM 1%
R966NCR966
NC
C953
0.1uF
C953
0.1uF
R907
20K OHM 1% 1/8W
R907
20K OHM 1% 1/8W
R901NCR901
NC
IC970
L6599DTR
IC970
L6599DTR
Css
1
DELAY
2
CF
3
RF min
4
STBY
5
ISEN
6
LINE
7
DIS
8
VBOOT
16
HVG
15
PFC_STOP
9
GND
10
LVG
11
Vcc
12
N.C.
13
OUT
14
R921
220K 1/4W 5%
R921
220K 1/4W 5%
R952 1M5 1/4W 1%
R952 1M5 1/4W 1%
SG901 GS41-201MA
SG901 GS41-201MA
R942
4.7KOHM +-1% 1/8W
R942
4.7KOHM +-1% 1/8W
R969 1KOHM +-5% 1/6W
R969 1KOHM +-5% 1/6W
R955
0.47 OHM +-5% 1W
R955
0.47 OHM +-5% 1W
ZD975
MTZJ T-72
ZD975
MTZJ T-72
1 2
R913
10K 1/8W 5%
R913
10K 1/8W 5%
+
C966 10UF 50V
+
C966 10UF 50V
HS7 Heat-sink( Q971 )
HS7 Heat-sink( Q971 )
1 2
R964 2KOHM +-1% 1/8W
R964 2KOHM +-1% 1/8W
D979
SJPW-T4V
D979
SJPW-T4V
1 2
D950 RGP10M
D950 RGP10M
C906 33pF/50V
C906 33pF/50V
R984
10K 1/8W 5%
R984
10K 1/8W 5%
ZD974
MTZJ T-72
ZD974
MTZJ T-72
1 2
C950
0.22uF/50V
C950
0.22uF/50V
R970
1K 1/8W
R970
1K 1/8W
D901NCD901
NC
R929 30KOHM +-1% 1/8WR929 30KOHM +-1% 1/8W
R941
3.3KOHM +-1% 1/8W
R941
3.3KOHM +-1% 1/8W
D905
BAV21
D905
BAV21
HS4
Heat-sink( Q970 )
HS4
Heat-sink( Q970 )
1 2
R909
10K 1/4W
R909
10K 1/4W
C910
1500PF 1KV
C910
1500PF 1KV
Q953
KTD1691/P
Q953
KTD1691/P
C908NCC908 NC
C986 1uF
C986 1uF
CN903
CONN
CN903
CONN
1 2
3
4 5 6 7
8
9 10 11 12 13 14
R973
1K OHM 1% 1/8W
R973
1K OHM 1% 1/8W
C932
0.1uF/50V
C932
0.1uF/50V
C913
330N 25V
C913
330N 25V
FB906
BEAD
FB906
BEAD
1 2
L950
3.5uH
L950
3.5uH
C923
330pF/250V
C923
330pF/250V
ZD952
MTZJ T-72 15B
ZD952
MTZJ T-72 15B
1 2
C924
330pF/250V
C924
330pF/250V
BD901 A2 CN901 B1 CN902 C5
CN903 D5 C900 B1 C901 A2
C902 B2 C903 A2 C904 A2 C905 A3 C906 A3 C907 B3 C908 B3 C909 A3 C910 A4 C911 B2 C912 A3 C913 B2
C914 B2 C915 C5 C916 C4 C917 C5 C918 C5 C920 B1
C921 A1 C922 A1 C923 A1 C924 B2 C925 A4 C928 B1
C930 D2 C931 D2 C932 C2 C933 D2 C934 C2 C935 D2 C936 C2 C937 C3 C938 D2
C950 B4 C951 A4 C952 B4 C953 B4 C954 B4 C955 B4 C956 A5 C957 A5 C958 A5 C959 A4 C960 A5 C962 B5
C963 D5 C964 C1 C966 D4 C970 A5 C971 C3 C972 C3 C974 C3 C976 C3 C977 C3 C978 D5 C979 C3 C980 C4 C982 C5 C983 C5 C984 C4 C985 C4 C986 C5 C988 D3 C990 C4 C991 D3 C992 C3 C994 C3 C995 D5 C996 B1
D901 A3 D902 A3 D903 A3 D904 A4 D905 B2 D906 D5 D950 A4 D951 C2 D953 A4 D954 A4 D956 A5 D969 C1
D970 C4 D971 C4 D972 C4 D973 C4 D974 C1 D975 C1 D976 C1 D979 D5 D985 B1
FB901 A2 FB902 C2 FB903 B2 FB905 A3 FB906 A4 FB907 A5
FB911 B1 F901 B1 HS1 D1
HS2 D1 HS3 D1 HS4 D2 HS5 D2 HS6 D1 HS7 D2 HS8 D2 HS9 D1 IC901 A3 IC909 C2 IC950 A4 IC951 B4
IC952 B4 IC953 D4 IC970 C3
IC972 D3 IC973 D3 L901 A1 L902 A1 L903 A3 L950 A5 L951 C2 L971 C4 L972 C4
L973 D5 NR901 B1 Q901 A3 Q902 A3 Q904 B2 Q905 B2 Q916 B3 Q951 D4 Q952 C1 Q953 D4 Q954 B1 Q970 C4 Q971 C4 Q972 D5 Q973 D5 RV901 B1 R901 A1 R902 A3
R903 A3 R904 A3 R905 B3 R906 B3 R907 B2 R908 A3 R909 B2 R910 B3 R911 A3 R912 A3 R913 A3 R914 A3 R915 A3 R916 A3 R917 B3 R918 B3 R919 B2 R920 B3 R921 A2 R922 B2 R923 B2 R924 B2 R925 B3 R926 B3
R927 C3 R928 C3 R929 C3 R930 C4 R931 C3 R932 D3 R933 C4 R934 C3 R935 C4 R936 C4 R937 C4 R938 C4 R939 C5 R940 C5 R941 D4 R942 D3 R943 D4 R944 B2 R945 D4 R946 D4 R949 D4
R950 A4 R951 A4 R952 A4 R953 B4 R955 A4 R956 A4 R957 A4 R958 A4 R959 A5 R961 A5 R963 A5 R964 B5 R965 B5 R966 B5 R967 B5
R968 B5 R969 C4 R970 D5 R971 C4 R972 C1 R973 C1
R974 A4 R975 A4 R976 A4
R978 C2 R979 D2 R980 D2 R981 D2 R982 D2 R983 B2 R984 C5 R985 D5 R986 B1 R987 A4 R988 D5 R991 C5 R992 D3 R993 C3 SG901 A1
SG902 A1 SG903 A1 SG904 A1
TH903 B2 T950 A4 T970 C4
ZD909 B2 ZD950 D4 ZD951 B4 ZD952 B4 ZD971 C1 ZD972 C1 ZD973 C1 ZD974 C1 ZD975 B3

10. Circuit Diagrams and PWB Layouts

10-1 A01 715G4238 PSU 22"

Adapter

EN 64Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 65

Adapter layout top

19040_500_100921.eps
101111
715G4238
Adapter layout top
2010-08-23
A
C920
C922
C923
C924
C925
C928
C958
C960
C982
C995
D903
D904
D905
D950
D953
D974
D975
D976
D985
IC951
IC952
IC953
IC972
IC973
L950
L971
L973
R925
R930
R958
J926
J902
J912
J903
J917
J930
J928
J908
J918
J925
J932
J924
J921
J915
J927
J933
J901
J936
J919
J931
J910
J922
J920
J916
C936
D969
J905
J904
J907
J923
J929
D954
J909
J937
J906
J911
J939
J938
C914
R955
P3
P2
P4
P5
P6
P7
P8
P10 P12
PIN1
PIN2
PIN3PIN4
P13
P1
P11
SCREW11
SCREW1
P14
P15
P9
AJ1
SCREW4
SCREW6
BD901
C901
C904
C909
C910
C911
C912
C921
C951C959
C977
C980
C984
C985
C990
D902
D956
D972
D973
F901
FB901
FB903
HS3
HS4
HS5
HS7
HS8
IC950
L901
L902
L903
L972
Q901
Q953
Q970Q971
R901
R914
R922
R931R932
R933
RV901
SG901
SG902
SG903
SG904
T950
T970
TH903
ZD909
ZD950
ZD951
ZD952
ZD971
ZD972
ZD973
SCREW8SCREW9
SCREW10
SCREW12
CN903
CN902
L951
ZD974
C938
R983
R906
C952
C966
C954
ZD975
R963
FB902
R969
HS6
HS2
CN901
NR901
FB905
FB907
FB911
FB906
HS9
HS1
Circuit Diagrams and PWB Layouts
EN 65Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 66

Adapater layout bottom

19040_501_100921.eps
101111
715G4238
Adapter layout bottom
2010-08-23
A
C900
C902
C903
C905
C906
C907
C908
C913
C950
C953
C955
C956
C957
C962
C963
C964
C970
C971
C972
C974
C976
C979
C983
C986
C988
C991
C992
C994
C996
Q902
Q904
Q905
Q916
Q951
Q952
Q954
R902
R903
R904
R905
R907
R908
R909
R910
R911
R912
R913
R915
R916
R917
R918
R919
R920
R921
R923
R924
R926
R927
R928
R929
R934
R935
R936
R937
R938
R939
R940
R941
R942
R943
R944
R945
R946
R949
R950
R951
R952
R953
R956
R957
R959
R961
R964
R965
R966
R967
R971
R972
R973
R974
R975
R976
R986
R991
R992
R993
AJ6
AJ11
C932
C933
C934
C935
C930
C931
C937
R979
R980
R981R982
R987
R978
C978
R984
R985
R988
Q972
Q973
R968
R970
C915
C916
C917
C918
SG01
SG02
SG03
SG04
SG05
SG06
SG07
SG08
D901
D906
D970
D971
D979
IC901
IC970
I
D951
IC909
Circuit Diagrams and PWB Layouts
EN 66Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 67

10-2 A01 715G3860 PSU 26"

19040_507_100924.eps
101111
Adapter
A01 A01
715G3860
Adapter
B
2010-08-24
1
1
2
2
3
3
4
4
5
5
A
A
B
B
C C
D D
HOT COLD
HOT COLD
COLD
HOT
COLDHOT
HOT COLD
HEAT SINK(D972)
HEAT SINK(Q901)HEAT SINK(D973)
HEAT SINK(BD901)
HOT COLD
COLD
HOT
BD901 A2 CN901 B1 CN902 C5 CN903 D5 C900 C1 C901 A2 C902 B2 C903 A2 C904 A2 C905 A3 C906 A3 C907 B3 C908 B3 C909 A3 C910 A4 C911 B2 C912 A3 C913 B2 C920 B1 C921 A1 C922 A2 C923 A2 C925 A4 C926 B2 C928 B1 C950 B4 C951 A4 C952 B4 C953 B4 C954 B4 C955 B4 C956 A5 C957 A5 C958 A5 C959 A4 C960 A5 C962 B5 C963 D5 C964 D2 C966 D4 C970 A5 C971 C3 C972 C3 C974 C3 C975 C5 C976 C3 C977 C4 C978 D5 C979 C3 C980 C4 C982 C5 C983 C5 C984 C4 C985 C4 C986 C5 C988 D3 C990 C4 C991 D3 C992 C3 C994 C3 C995 D5 C996 C1 D901 A3 D902 A3 D903 A3 D904 A4 D905 B2 D906 D5 D949 C4 D950 A4 D953 A4 D954 A4 D956 A5 D970 C4 D971 C4 D972 C4 D973 C4 D974 C1 D975 C1 D976 C2 D979 D5 D985 B1 FB901 A2 FB902 A3 FB905 A3 FB906 A3 FB907 A5 FB908 D1 FB910 A2 FB911 B1 F901 B1 HS1 D1 HS2 D2 HS3 D1 HS4 D2 HS5 D2 HS6 D2 HS7 D2 HS8 D2 HS9 D2 IC901 A3 IC950 A4 IC951 B4 IC952 B4 IC953 D4 IC970 C3 IC972 D3 IC973 D3 L901 A1 L902 A1 L903 A3 L904 A1 L950 A5 L971 C4 L972 C4 L973 D5 NR901 B1 Q901 A3 Q902 A3 Q904 B2 Q905 C2 Q916 B3 Q951 D4 Q952 C2 Q953 D4 Q954 C1 Q970 C4 Q971 C4 Q972 D5 Q973 D5 RV901 B1 R901 A1 R902 A3 R903 A3 R904 A3 R905 B3 R906 B3 R907 B2 R908 A3 R909 B2 R910 B3 R911 A
3
R912 A3 R913 A3 R914 A3 R915 A3 R916 A3 R917 B3 R918 B3 R919 B2 R920 B3 R921 A2 R922 C2 R923 C2 R924 C2 R925 B3 R926 B3 R927 C3 R928 C3 R929 C3 R930 C4 R931 C3 R932 D3 R933 C4 R934 C3 R935 C4 R936 C4 R937 C4 R938 C4 R939 C5 R940 C5 R941 D4 R942 D3 R943 D4 R944 C2 R945 D4 R946 D4 R947 C3 R949 D4 R950 A4 R951 A4 R952 A4 R953 B4 R955 A4 R956 A4 R957 A4 R958 A4 R959 A5 R961 A5 R963 A5 R964 B5 R965 B5 R966 B5 R967 B5 R968 B5 R969 C4 R970 D5 R971 C4 R972 C2 R973 D2 R974 A4 R975 A4 R976 A4 R983
B2 R984 C5 R985 D5 R986 B1 R987 A4 R988 D5 R991 C5 R992 D3 R993 C3
SG901 A1 SG902 A1 SG903 A1 SG904 A1 SG905 A1 SG906 A1
TH903 C2 T950 A4 T970 C4 ZD909 B2 ZD950 D4 ZD951 B4 ZD952 B4 ZD971 C1 ZD972 C2 ZD973 C1
BO
BO
Vin
VCC
FB
PROTECT
standby
+3.4V
BO1
BO
+24V +3.4V
LV
PROTECT
V_rise
+12V
+24V
V_rise
External PWM
24V1
+3.4V
Vin
B+
+24Vaudio
Backlight on/off
+12V
VCC_1
24V1
PS_ON
+12V
+3.4V
+24V
+24V
PS_ON
+12V
+3.4V
LED status
+24V
VCC_1
B+
VCC_1
LV
VCC_1
VCC
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
-
+
BD901
S10B06G
-
+
BD901
S10B06G
2
1
3
4
FB911 BEAD
FB911 BEAD
1 2
C922
330pF/250V
C922
330pF/250V
R927 2Mohm 1/4W +/-1%
R927 2Mohm 1/4W +/-1%
Q972 2N7002
Q972 2N7002
R959
47 OHM 1/4W +-5%
R959
47 OHM 1/4W +-5%
R972
220 OHM 1/8W
R972
220 OHM 1/8W
R928
2Mohm 1/4W +/-1%
R928
2Mohm 1/4W +/-1%
IC953
PC123X8YFZOF
IC953
PC123X8YFZOF
12
43
R932
3.9K OHM
R932
3.9K OHM
2
T950 POWER X'FMR
2
T950 POWER X'FMR
1
3
5
4
7
6
9 10
R920
62KOHM +-1% 1/8W
R920
62KOHM +-1% 1/8W
R917
680KOHM1/4W
R917
680KOHM1/4W
CN902
CONN
CN902
CONN
1 2
3
4 5 6 7
8
9 10 11 12 13 14 15
+
C982 470UF 35V
+
C982 470UF 35V
R945
20.5KOHM +-1% 1/8W
R945
20.5KOHM +-1% 1/8W
C994
0.33uF/25V
C994
0.33uF/25V
+
C958 330UF 16V
+
C958 330UF 16V
D976 1N4148
D976 1N4148
+
C954 100uF50V
+
C954 100uF50V
+
C995
470UF 35V
+
C995
470UF 35V
C903
0.22uF/50V
C903
0.22uF/50V
R943
5.1KOHM +-1% 1/8W
R943
5.1KOHM +-1% 1/8W
ZD950
MTZJ T-72 15B
ZD950
MTZJ T-72 15B
1 2
HS5 Heat-sink( D956 )
HS5 Heat-sink( D956 )
1 2
R933
1KOHM +-5% 1/6W
R933
1KOHM +-5% 1/6W
C925
470pF/250V
C925
470pF/250V
R951
1M5 1/4W 1% R951
1M5 1/4W 1%
R919
560K 1/8W
R919
560K 1/8W
ZD909
BZX55-C9V1
ZD909
BZX55-C9V1
1 2
L903
270uH
L903
270uH
1
2
7
8
5
6
R957
4.7 OHM 1/4W
R957
4.7 OHM 1/4W
IC950
A6069H
IC950
A6069H
S/OCP
1
BR
2
GND
3
FB/OLP4VCC
5
D/ST
7
D/ST
8
C901 1uF/450V
C901 1uF/450V
R936
22R 1/8W 5%
R936
22R 1/8W 5%
R987
4.7M OHM 1/4W
R987
4.7M OHM 1/4W
R976 100K OHM 1/4W
R976 100K OHM 1/4W
D972
FMWN-2308
D972
FMWN-2308
1
2
3
FB907
BEAD
FB907
BEAD
1 2
C955
1000pF
C955
1000pF
R926 2Mohm 1/4W +/-1%
R926 2Mohm 1/4W +/-1%
R968 16K 1% 1/8W
R968 16K 1% 1/8W
R903
3.3M 1/4W
R903
3.3M 1/4W
R925
0.1 ohm
R925
0.1 ohm
C956
2200pF500V
C956
2200pF500V
R983
15K 1/6W 5%
R983
15K 1/6W 5%
L901
13mH
L901
13mH
1
243
Q954
PMBS3906
Q954
PMBS3906
L904
13mH
L904
13mH
1
2
4
3
C905
0.1uF
C905
0.1uF
D906
SJPW-T4V
D906
SJPW-T4V
1 2
R930
0.43 OHM +-5% 2WS
R930
0.43 OHM +-5% 2WS
C979
0.1uF
C979
0.1uF
Q952 2N3904S-RTK/PS
Q952 2N3904S-RTK/PS
C902 33NF50V
C902 33NF50V
C907 1000pF
C907 1000pF
R950
1M5 1/4W 1%
R950
1M5 1/4W 1%
Q901
STP20NM60FP
Q901
STP20NM60FP
2
1
3
IC972
PC123X8YFZOF
IC972
PC123X8YFZOF
12
43
+
C985 220UF 25V
+
C985 220UF 25V
FB910
BEAD
FB910
BEAD
1 2
Q905
PMBTA45
Q905
PMBTA45
+
C952 10uF/50V
+
C952 10uF/50V
D903 1N5408-E3/73
D903 1N5408-E3/73
Q904
BC857C
Q904
BC857C
HS3 Heat-sink( D902 )
HS3 Heat-sink( D902 )
1 2
C964
0.1uF
C964
0.1uF
IC901 FAN7529MX
IC901 FAN7529MX
INV1COMP2MOT3CS
4
ZCD
5
GND
6
OUT7VCC
8
R940
5.1K OHM 1/4W +-5%
R940
5.1K OHM 1/4W +-5%
FB908
BEAD
FB908
BEAD
1 2
R961
47 OHM 1/4W +-5%
R961
47 OHM 1/4W +-5%
C996
4N7 50V
C996
4N7 50V
C921
0.47uF
C921
0.47uF
t
NR901
NTCR
t
NR901
NTCR
1 2
SG902
GS41-201MA
SG902
GS41-201MA
C928
330pF/250V
C928
330pF/250V
R965
3K 1/8W 5%
R965
3K 1/8W 5%
C971
2N2 50V
C971
2N2 50V
RV901
Varistor
RV901
Varistor
t
TH903
SCK101R55LSY
t
TH903
SCK101R55LSY
1 2
C912
1KV 10nF
C912
1KV 10nF
R911NCR911 NC
R918
13KOHM +-1% 1/8W
R918
13KOHM +-1% 1/8W
D970
1N4148
D970
1N4148
+
C984 1000uF 25V
+
C984 1000uF 25V
Q971 2SK4100LS-T 7A/650V
Q971 2SK4100LS-T 7A/650V
C926
470pF/250V
C926
470pF/250V
R922
2.2K OHM 3W
R922
2.2K OHM 3W
F901
T3.15A H250V
F901
T3.15A H250V
12
34
SG903
GS41-201MA
SG903
GS41-201MA
C972 220pF
C972 220pF
D902
FMY-1106S
D902
FMY-1106S
R956 100K OHM 1/4W
R956 100K OHM 1/4W
R988 0R05OHM1/8W
R988 0R05OHM1/8W
C911
1500pF / 250V
C911
1500pF / 250V
C920
0.47uF
C920
0.47uF
D973
FCQS10A065
D973
FCQS10A065
1
2
3
+
C904 10uF/50V
+
C904 10uF/50V
HS1
Heat-sink(90A6241-1)
HS1
Heat-sink(90A6241-1)
1 2
R949 51KOHM +-1% 1/8W
R949 51KOHM +-1% 1/8W
ZD973
MTZJ T-72 15B
ZD973
MTZJ T-72 15B
1 2
IC951
AZ432AZTR-G1
IC951
AZ432AZTR-G1
2 3
1
D975
1N4148
D975
1N4148
IC973
AS431AZTR-E1
IC973
AS431AZTR-E1
R963 330 OHM +-5% 1/6W
R963 330 OHM +-5% 1/6W
D985
1N4148
D985
1N4148
ZD951
MTZJ T-72 30B
ZD951
MTZJ T-72 30B
1 2
D956
SBT15006JST
D956
SBT15006JST
1
2
3
C974
0.1uF
C974
0.1uF
IC952
PC123X8YFZOF
IC952
PC123X8YFZOF
12
43
C992
0.1uF
C992
0.1uF
FB902
BEAD
FB902
BEAD
1
2
Q951
2N3904S-RTK/PS
Q951
2N3904S-RTK/PS
R934
20KOHM +-1% 1/8W
R934
20KOHM +-1% 1/8W
C978
0.1uF
C978
0.1uF
HS6HS6
2
R906
33K 1/8W
R906
33K 1/8W
+
C990 1000uF 35V
+
C990 1000uF 35V
ZD971
MTZJ T-72 27B
ZD971
MTZJ T-72 27B
1 2
R916
680KOHM1/4W
R916
680KOHM1/4W
R938 51K 1/8W 5%
R938 51K 1/8W 5%
C976
0.1uF
C976
0.1uF
R974 100K OHM 1/4W
R974 100K OHM 1/4W
R953
560K 1/8W 1%
R953
560K 1/8W 1%
FB901
BEAD
FB901
BEAD
1 2
R935 51K 1/8W 5%
R935 51K 1/8W 5%
C963 1uF
C963 1uF
D953 PR1007
D953 PR1007
C991
4.7nF/50V
C991
4.7nF/50V
R912
47OHM +-5% 1/8W
R912
47OHM +-5% 1/8W
R967 9K1 1/8W 1%
R967 9K1 1/8W 1%
R946
1.96K OHM 1/8W
R946
1.96K OHM 1/8W
R969 1K 1/4W
R969 1K 1/4W
ZD972
MTZJ T-72
ZD972
MTZJ T-72
1 2
C951
0.001uF/1KV
C951
0.001uF/1KV
R904
3.3M 1/4W
R904
3.3M 1/4W
R986 100KOHM +-1% 1/4W
R986 100KOHM +-1% 1/4W
C983 1uF
C983 1uF
R993 510K OHM 1/8W
R993 510K OHM 1/8W
R915
680KOHM1/4W
R915
680KOHM1/4W
+
C909
100uF 450V
+
C909
100uF 450V
SG906
GS41-201MA
SG906
GS41-201MA
HS8
Heat-sink(IC950 ) NC
HS8
Heat-sink(IC950 ) NC
1 2
FB905 BEADFB905 BEAD
1 2
C988
0.22uF/50V
C988
0.22uF/50V
R991
2.4KOHM +-5% 1/4W
R991
2.4KOHM +-5% 1/4W
SG904
GS41-201MA SG904
GS41-201MA
C900 47nF 50V
C900 47nF 50V
R924
2.2K 1/8W
R924
2.2K 1/8W
R923
1K 1/8W
R923
1K 1/8W
+
C960
470UF 16V
+
C960
470UF 16V
R910
470R 1/8W 1%
R910
470R 1/8W 1%
R939
5.1K OHM 1/4W +-5%
R939
5.1K OHM 1/4W +-5%
L972
3.0uH +-10%
L972
3.0uH +-10%
C957
2200pF500V
C957
2200pF500V
R955
0.47 OHM +-5% 1W
R955
0.47 OHM +-5% 1W
R902 100K 1/4W
R902 100K 1/4W
L973
3.5uH
L973
3.5uH
C923
330pF/250V
C923
330pF/250V
D949
1N4148
D949
1N4148
D904
1N4007-E3/73
D904
1N4007-E3/73
Q916
PMBTA45
Q916
PMBTA45
R975 100K OHM 1/4W
R975 100K OHM 1/4W
+
C977 10uF/50V
+
C977 10uF/50V
Q902
MMBT2907AK
Q902
MMBT2907AK
1
23
T970
POWER X'FMR
T970
POWER X'FMR
7
8
9 10
11
12
12
9 10
11
4
1
R908
15KOHM +-5% 1/4W
R908
15KOHM +-5% 1/4W
D954 1N4148
D954 1N4148
R944NCR944
NC
+
C966
10uF/50V
+
C966
10uF/50V
R931
10KOHM +-1% 1/6W
R931
10KOHM +-1% 1/6W
R971
1K 1/8W 5%
R971
1K 1/8W 5%
Q970 2SK4100LS-T 7A/650V
Q970 2SK4100LS-T 7A/650V
D974
1N4148
D974
1N4148
Q973 2N7002
Q973 2N7002
C980
0.027uF 5% 1000V
C980
0.027uF 5% 1000V
C970
0.1uF
C970
0.1uF
D971
1N4148
D971
1N4148
R905
3.3M 1/4W
R905
3.3M 1/4W
R958
1.2OHM2W
R958
1.2OHM2W
C959
0.001uF/1KV
C959
0.001uF/1KV
R985
10K 1/8W 5%
R985
10K 1/8W 5%
R937
22R 1/8W 5%
R937
22R 1/8W 5%
SG901 GS41-201MA
SG901 GS41-201MA
R952 1M5 1/4W 1%
R952 1M5 1/4W 1%
R921
220K 1/4W 5%
R921
220K 1/4W 5%
IC970
L6599DTR
IC970
L6599DTR
Css
1
DELAY
2
CF
3
RF min
4
STBY
5
ISEN
6
LINE
7
DIS
8
VBOOT
16
HVG
15
PFC_STOP
9
GND
10
LVG
11
Vcc
12
N.C.
13
OUT
14
R901NCR901
NC
R907
20K OHM 1% 1/8W
R907
20K OHM 1% 1/8W
C953
0.1uF
C953
0.1uF
R966NCR966
NC
L902
2.0MH
L902
2.0MH
1
4
2
3
R992
100 OHM 1/8W
R992
100 OHM 1/8W
C962
0.22uF/50V
C962
0.22uF/50V
L971
3.0uH +-10%
L971
3.0uH +-10%
C975
0.1uF
C975
0.1uF
D901NCD901
NC
R970
1K 1/8W
R970
1K 1/8W
C950
0.22uF/50V
C950
0.22uF/50V
R984
10K 1/8W 5%
R984
10K 1/8W 5%
R947
10 OHM +-5% 1/6W
R947
10 OHM +-5% 1/6W
R929 30KOHM +-1% 1/8W
R929 30KOHM +-1% 1/8W
C906 33pF/50V
C906 33pF/50V
D950 RGP10M
D950 RGP10M
D979
SJPW-T4V
D979
SJPW-T4V
1 2
R964 2KOHM +-1% 1/8W
R964 2KOHM +-1% 1/8W
HS7
Heat-sink( Q971 )
HS7
Heat-sink( Q971 )
1 2
HS9HS9
2
R913
10K 1/8W 5%
R913
10K 1/8W 5%
ZD975
MTZJ T-72
ZD975
MTZJ T-72
1 2
R942
4.7KOHM +-1% 1/8W
R942
4.7KOHM +-1% 1/8W
ZD952
MTZJ T-72 15B
ZD952
MTZJ T-72 15B
1 2
FB906
BEAD
FB906
BEAD
1 2
CN901
SOCKET
CN901
SOCKET
1 2
R914
0R1 5% 2W
R914
0R1 5% 2W
SG905
GS41-201MA
SG905
GS41-201MA
L950
3.5uH
L950
3.5uH
C913
330N 25V
C913
330N 25V
R973
1K OHM 1% 1/8W
R973
1K OHM 1% 1/8W
CN903
CONN
CN903
CONN
1 2
3
4 5 6 7
8
9 10 11 12 13 14
C986 1uF
C986 1uF
C908NCC908 NC
Q953
KTD1691/P
Q953
KTD1691/P
HS4
Heat-sink( Q970 )
HS4
Heat-sink( Q970 )
1 2
R909
10K 1/4W
R909
10K 1/4W
C910
1500PF 1KV
C910
1500PF 1KV
D905
BAV21
D905
BAV21
HS2HS2
2
R941
3.3KOHM +-1% 1/8W
R941
3.3KOHM +-1% 1/8W

Adapter

Circuit Diagrams and PWB Layouts
EN 67Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 68

Adapter layout top

19040_502_100921.eps
101111
715G3860
Adapter layout top
2010-08-24
B
D949
J914
J913
C921
C920
C922
C923
C925
C928
C958
C960
C982
C995
D903
D904
D905
D950
D953
D974
D975
D976
D985
IC951
IC952
IC953
IC972
IC973
L950
L971
L973
R925
R930
R958
J902
J912
J903
J917
J908
J918
J925
J924
J921
J915
J927
J901
J919
J922
J920
J905
J904
J907
J923
D954
J906
J911
R955
H13H14H27 H7 H10
H11
H12
H28
H1 H3
H4H5
H6 H8
HS6
HS9
HS3
HS4
HS5
HS7
HS8
HS2
IC950
BD901
SG904
SG901
SG902
SG903SG905
SG906
L904
L903
T950
C951
C959
C910
C912
C911
C980
C901
TH903
RV901
D902
C904
C952
C966
C977
C954
C985
C984
C990
F901
FB901
R931
R933
R932
R963
R901
R922
Q953
D956
D972
D973
Q901
Q970
Q971
ZD950
ZD951
ZD952
ZD971
ZD972
ZD973
ZD909
L972
C909
R914
R947
T970
HS1
CN902CN903
ZD975
R983
CN901
NR901
L902
FB907
FB910
L901
FB911
FB908
FB906
FB905
FB902
C926
Circuit Diagrams and PWB Layouts
EN 68Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 69

Adapater layout bottom

19040_503_100921.eps
101111
715G3860
Adapter layout bottom
2010-08-24
B
IC901
R906
H19
H16
H21
R969
JR901
C975
C900
C902
C903
C905 C906
C907
C908
C913
C950
C953
C955
C956
C957
C962
C963
C964
C970
C971
C972
C974
C976
C979
C983
C986
C988
C991
C992
C994
C996
Q902
Q904
Q905
Q916
Q951
Q952
Q954
R902
R903
R904
R905
R907
R908
R909
R910
R911
R912
R913
R915
R916
R917
R918
R919
R920
R921
R923
R924
R926
R927
R928
R929
R934
R935
R936
R937
R938
R939
R940
R941
R942
R943
R944
R945
R946
R949
R950
R951
R952
R953
R956
R957
R959
R961
R964
R965
R966
R967
R971
R972
R973
R974
R975
R976
R986
R991
R992
R993
R987
C978
R984
R985
R988
Q972
Q973
R968
R970
SG1
SG2
SG3
SG4SG5
SG6
IC970
D906
D979
D901
D970
D971
Circuit Diagrams and PWB Layouts
EN 69Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 70

10-3 A01 715G3861 PSU 32"

19040_508_100924.eps
101111
Adapter
A01 A01
715G3861
Adapter
1
2010-09-24
1
1
2
2
3
3
4
4
5
5
A
A
B B
C C
D D
+3.4V
+24V
VCC_1
PS_ON
24V1
24V
24V1
24V
+12V
VCC_1
+24V
PS_ON
+3.4V
VCC
FB
+12V
VCC_1
E_PWM
ON/OFF
+3.4V
B+
PS_ON
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
!
NC
HOT COLD
HOT
COLD
T5.0AH 250V
NC
1
2
2 3 4
1
2
2 3 4
2
NC
NC
NC
NC
NC
NC
NC
BD901 A1 CN901 D1 CN903 C5 CN904 C5 C901 C1 C902 B1 C903 B1 C904 B1 C905 C3 C906 B3 C907 B3 C908 B2 C909 C1 C910 A1 C911 A2 C912 A1 C913 A1 C914 A2 C915 A2 C916 B2 C917 A2 C918 A3 C919 A3 C920 C1 C921 B1 C922 B2 C923 A4 C930 B2 C931 A3 C932 C1 C933 C1 C934 C1 C935 C1 C936 C1 C937 C2 C938 C2 C939 C2 C940 C2 C941 C2 C942 C3 C943 C3 C945 B2 C946 D2 C950 A3 C951 B4 C952 A3 C953 A3 C954 B3 C955 B3 C956 B3 C967 C5 C968 C3 C969 C4 C970 C3 C971 C3 C972 C4 C973 C3 C974 C3 C975 C4 C976 D3 C977 D3
C978 D3 C979 D3 C980 B4 C981 A5 C989 A4 C990 A5 C991 A5 C992 A5 C993 A5 C994 B4 C995 B4 C996 B5 C997 C5 D903 B2 D904 B2 D910 A2 D911 A2 D912 A2 D930 B2 D931 C2 D932 C2 D950 A4 D951 A4 D952 A3 D953 B2 D968 C3 D969 C3 D970 C3 D971 C3 D972 D3 D973 C4 D974 C4 D975 B4 D976 C4 D977 D2 D978 D2 D979 C4 D980 C5 D990 A4 FB901 A1 FB903 C3 FB904 A3 FB905 B3 FB907 B1 FB908 B1 FB924 C4 F901 D1 HS1 D1 HS2 D1 HS3 D1 HS4 D2 HS5 D1 HS6 D1 HS7 D1 HS8 D1 HS9 D2 IC901 A2 IC902 C2 IC903 A3 IC904 D2 IC905 B4 IC906 B5 IC970 D3 IC990 B4 L901 C1 L902 C1 L903 B1 L906 A2 L970 C3 L971 C3 L973 C4 L990 A5 NR901 C1 NR902 B1 Q910 A2 Q913 A2 Q915 B2 Q916 A3 Q918 B2 Q919 A2 Q930 C2 Q931 C2 Q950 B3 Q970 D3 Q971 B4 Q992 C5 RV901 C1 R901 C1 R904 A3 R905 A3 R906 A3 R908 B3 R909 A3 R910 A1 R911 A1 R912 B2 R913 A2 R914 A2 R915 A2 R916 A2 R917 A2 R918 A2 R919 A2 R920 A2 R921 A2 R922 B2 R923 B2 R924 A3 R928 B3 R929 B2 R930 C1 R931 C1 R932 C1 R933 C1 R934 C1 R935 C2 R936 C2 R937 C2 R938 B2 R939 C2 R940 C2 R941 C2 R942 C2 R943 C2 R944 C2 R945 D2 R946 B2 R947 C5 R948 B2 R949 C5 R950 A3 R951 A3 R952 A4 R95
3 A4 R954 A4 R956 A3 R957 A3 R958 B3 R959 B2 R960 B2 R961 B2 R962 B2 R963 B2 R964 C4 R965 C4 R966 B2 R967 B2 R968 C4 R969 C4 R971 C4 R972 C4 R973 D3 R974 D3 R975 D3 R976 D3 R977 D3 R978 D3 R979 D4 R980 D3 R981 D3 R982 D3 R983 B4 R984 B4 R985 B5 R986 B5 R987 B5 R988 C4 R989 C4 R990 A4 R991 C5 R992 A4 R993 B5 R994 B4 R995 B4 R996 B4 R997 B5 R998 B5 R999 B4 SG902 C1 SG903 B1 TH903 B2 T901 A4 T902 C3 ZD909 B2 ZD910 B2 ZD930 C3 ZD950 B3 ZD951 B4 ZD952 B5 ZD953 B4 ZD954 B3 ZD969 C4 ZD970 C4 ZD971 C4 ZD972 B4
FB904 BEAD
FB904 BEAD
1
2
ZD971 MTZJ T-72 15B
ZD971 MTZJ T-72 15B
1
2
L903
13mH
L903
13mH
124
3
+
C946 10uF 50V
+
C946 10uF 50V
D931 1N4148
D931 1N4148
Q915
BC857C
Q915
BC857C
Q913
MPSA94A-AT/P
Q913
MPSA94A-AT/P
+
C955
10uF 50V
+
C955
10uF 50V
D977
1N4148
D977
1N4148
C901 470NF 275VC901 470NF 275V
C954
1N 50V
C954
1N 50V
R916
10 OHM 1/4W
R916
10 OHM 1/4W
R969
5.1K 1/4W
R969
5.1K 1/4W
R960
1.5M 1/4W
R960
1.5M 1/4W
R974
3.3K 1/4W
R974
3.3K 1/4W
+
C952
10uF 50V
+
C952
10uF 50V
R942
47OHM +-5% 1/8W
R942
47OHM +-5% 1/8W
C996 100N 50V
C996 100N 50V
ZD973 MTZJ T-72 30B
ZD973 MTZJ T-72 30B
1 2
R948
2.2K 1/8W
R948
2.2K 1/8W
R954
2.2 OHM 1/4W
R954
2.2 OHM 1/4W
+
C971 470uF 35V
+
C971 470uF 35V
C936 100N 50V
C936 100N 50V
D930 UF4007
D930 UF4007
R937 200OHM +-5% 1/8W
R937 200OHM +-5% 1/8W
R901
680KOHM +-5% 1/2W
R901
680KOHM +-5% 1/2W
R999NCR999 NC
R983
220 OHM 1/4W
R983
220 OHM 1/4W
R924
0.1 ohm
R924
0.1 ohm
R905
3.3M 1/4W
R905
3.3M 1/4W
+
C914 10uF 50V
+
C914 10uF 50V
R936
680OHM +-5% 1/8W
R936
680OHM +-5% 1/8W
C919 1KV 10nF
C919 1KV 10nF
R982NCR982 NC
+
C935
4.7uF 50V
+
C935
4.7uF 50V
R921 680K OHM +-1% 1/4W
R921 680K OHM +-1% 1/4W
R920 680K OHM +-1% 1/4W
R920 680K OHM +-1% 1/4W
ZD972
MTZJ T-72 5.1B
ZD972
MTZJ T-72 5.1B
1 2
D904
BAV21
D904
BAV21
R908
33K 1/8W
R908
33K 1/8W
+
C989
470uF 25V
+
C989
470uF 25V
C903
330pF/250V
C903
330pF/250V
R959
620KOHM +-1% 1/8W
R959
620KOHM +-1% 1/8W
R935NCR935 NC
Q971
PMBS3904
Q971
PMBS3904
R957 1R2 5% 2W
R957 1R2 5% 2W
R976 1K 1/8W
R976 1K 1/8W
C939
100P 50V
C939
100P 50V
D971 FMWN-2308
D971 FMWN-2308
1
2
3
+
C993
470uF 16V
+
C993
470uF 16V
Q918
PMBTA45
Q918
PMBTA45
Q990 PMBS3904
Q990 PMBS3904
C940 1U 25V
C940 1U 25V
D969 FMW-2156
D969 FMW-2156
1
2
3
R917
10K 1/8W
R917
10K 1/8W
R912
62KOHM +-1% 1/8W
R912
62KOHM +-1% 1/8W
C915
100N 50V
C915
100N 50V
D976 1N4148
D976 1N4148
FB907 BEAD
FB907 BEAD
1 2
HS8HS8
2
R938
10 OHM 1/4W
R938
10 OHM 1/4W
D970 FMWN-2308
D970 FMWN-2308
1
2
3
C953
100N 50V
C953
100N 50V
R945
0R05OHM1/8W
R945
0R05OHM1/8W
R977
0R051/8W
R977
0R051/8W
R988
1.5K 1/4W
R988
1.5K 1/4W
FB901
BEAD
FB901
BEAD
1
2
C932
1N 50V
C932
1N 50V
R961
1.5M 1/4W
R961
1.5M 1/4W
R950 100K 1/4W
R950 100K 1/4W
R928
15K 1/4W
R928
15K 1/4W
D951 PR1007
D951 PR1007
ZD953 MTZJ T-72 5.1B
ZD953 MTZJ T-72 5.1B
1 2
C908
0.0022uF/250V
C908
0.0022uF/250V
HS5HS5
1
C930 1uF 50V
C930 1uF 50V
IC904 TLP781F
IC904 TLP781F
1
23
4
C942
27NF
C942
27NF
R944 10K 1/8W
R944 10K 1/8W
D950 RGP10M
D950 RGP10M
R965 15K 1/4W
R965 15K 1/4W
R967
10K 1/4W
R967
10K 1/4W
R918
0R1 5%
R918
0R1 5%
HS2 Heat-sink(Q90G6253-1)
HS2 Heat-sink(Q90G6253-1)
1
R990
47 OHM 1/4W
R990
47 OHM 1/4W
C906
0.001uF/250V
C906
0.001uF/250V
C991 1N 50V
C991 1N 50V
IC906 TLP781F
IC906 TLP781F
1
23
4
R975 33K 1/8W
R975 33K 1/8W
R911 10K 1/8W
R911 10K 1/8W
D910 1N5408-E(Short pin)
D910 1N5408-E(Short pin)
R915
33ohm 1/4W +/-5%
R915
33ohm 1/4W +/-5%
R986 510OHM +-5% 1/4W
R986 510OHM +-5% 1/4W
R968
5.1K 1/4W
R968
5.1K 1/4W
D972
1N4148
D972
1N4148
L971
3.0uH +-10%
L971
3.0uH +-10%
C904 330pF/250V
C904 330pF/250V
R981NCR981 NC
IC990 KIA2431AP
IC990 KIA2431AP
3
1
2
C902 470NF 275VC902 470NF 275V
ZD952
MTZJ T-72 15B
ZD952
MTZJ T-72 15B
1 2
HS3HS3
1
SG903
GS41-201MA
SG903
GS41-201MA
C972 1U 50V
C972 1U 50V
L901 13mH
L901 13mH
1
243
R930 2M 1/4W
R930 2M 1/4W
R941 10K 1/8W
R941 10K 1/8W
R971
5.1K 1/4W
R971
5.1K 1/4W
R946
1K 1/8W
R946
1K 1/8W
C923
100pF +-10%
C923
100pF +-10%
ZD909
BZX55-C9V1
ZD909
BZX55-C9V1
1 2
R996 1K 1/8W
R996 1K 1/8W
HS9
Heat-sink(Q90T6119-3-GP)
HS9
Heat-sink(Q90T6119-3-GP)
1 2
R906
3.3M 1/4W
R906
3.3M 1/4W
C981
100N 50V
C981
100N 50V
R932
2M 1/4W
R932
2M 1/4W
R972
1.5K 1/4W
R972
1.5K 1/4W
D953
1N4007
D953
1N4007
t
NR901
NTCR
t
NR901
NTCR
1 2
D975 1N4148
D975 1N4148
Q916
PMBTA45
Q916
PMBTA45
RV901 Varistor
RV901 Varistor
FB908 BEAD
FB908 BEAD
1
2
C931 1KV 10nF
C931 1KV 10nF
t
TH903
150 OHM
t
TH903
150 OHM
1
2
+
C992 470uF 25V
+
C992 470uF 25V
R992
47 OHM 1/4W
R992
47 OHM 1/4W
R909
100K 1/4W
R909
100K 1/4W
+
C968
1000uF 35V
+
C968
1000uF 35V
Q950
KTD1691/P
Q950
KTD1691/P
C976 1U 50V
C976 1U 50V
R952 100K 1/4W
R952 100K 1/4W
D911
FMY-1106S
D911
FMY-1106S
FB924 BEAD
FB924 BEAD
1 2
R980 1K96 1/8W 1%
R980 1K96 1/8W 1%
C995
100N 50V
C995
100N 50V
C938
1N 50V
C938
1N 50V
C979NCC979 NC
ZD951
MTZJ T-72 15B
ZD951
MTZJ T-72 15B
1 2
R962
1.5M 1/4W
R962
1.5M 1/4W
t
NR902 NTCR
t
NR902 NTCR
1 2
R963
10K 1/4W
R963
10K 1/4W
+
C934 10uF 50V
+
C934 10uF 50V
R979 47K 1/8W 1%
R979 47K 1/8W 1%
C975 1U 50V
C975 1U 50V
D912 1N4148
D912 1N4148
D952 1N4148
D952 1N4148
+
C973 1000uF 25V
+
C973 1000uF 25V
C956 470N 25V
C956 470N 25V
D968 FMW-2156
D968 FMW-2156
1
2
3
R904
3.3M 1/4W
R904
3.3M 1/4W
R953 100K 1/4W
R953 100K 1/4W
R997 16KOHM +-1% 1/8W
R997 16KOHM +-1% 1/8W
R914
18K
R914
18K
D990
FMW-2156
D990
FMW-2156
1
2
3
R956
4.7M OHM +-5% 1/4W
R956
4.7M OHM +-5% 1/4W
D932 1N4148
D932 1N4148
D903
BAV21
D903
BAV21
C916
1N 50V
C916
1N 50V
T901
POWER X'FMR
T901
POWER X'FMR
1
3
5
4
2
9
7
R933
27K 1/8W 1%
R933
27K 1/8W 1%
FB905 BEAD
FB905 BEAD
1 2
R943
10R 1/8W 5%
R943
10R 1/8W 5%
CN904 CONN
CN904 CONN
1 2
3
4 5 6 7
8
9 10 11 12 13 14 15
L902
2.0MH
L902
2.0MH
1
4
2
3
-
+
BD901 S10B06G
-
+
BD901 S10B06G
2
1
3
4
C911 56PF 50V
C911 56PF 50V
IC905 TLP781F
IC905 TLP781F
1
2
3
4
C941 10pF/3KV
C941 10pF/3KV
C978 100N 50V
C978 100N 50V
R931
2M 1/4W
R931
2M 1/4W
HS4HS4
1
ZD970
MTZJ T-72 27B
ZD970
MTZJ T-72 27B
12
L990
3.5uH
L990
3.5uH
R939
47OHM +-5% 1/8W
R939
47OHM +-5% 1/8W
C997 100N 50V
C997 100N 50V
R964 15K 1/4W
R964 15K 1/4W
C945
330N 25V
C945
330N 25V
C913 47N 50V
C913 47N 50V
R919 680K OHM +-1% 1/4W
R919 680K OHM +-1% 1/4W
R947
1K OHM +-5% 1/8W
R947
1K OHM +-5% 1/8W
+
C951 100uF 50V
+
C951 100uF 50V
SG902 GS41-201MA
SG902 GS41-201MA
Q930 TK10A50D
Q930 TK10A50D
HS6HS6
1
L970
3.0uH +-10%
L970
3.0uH +-10%
+
C970
1000uF 35V
+
C970
1000uF 35V
D978 1N4148
D978 1N4148
R958 1K 1/8W
R958 1K 1/8W
ZD969 MTZJ T-72 30B
ZD969 MTZJ T-72 30B
1 2
R993 510OHM +-5% 1/4W
R993 510OHM +-5% 1/4W
C912 330N 50V
C912 330N 50V
T902
600uH
T902
600uH
9 10
11 12
13 14
15
16
1 2
5 6
ZD930
MTZJ T-72 15B
ZD930
MTZJ T-72 15B
1 2
R949
10K 1/8W
R949
10K 1/8W
ZD954
MTZJ6.2B
ZD954
MTZJ6.2B
1 2
Q931 TK10A50D
Q931 TK10A50D
C917 1KV 10nF
C917 1KV 10nF
R978 20K5 1/8W 1%
R978 20K5 1/8W 1%
R922 13K 1/8W 1%
R922 13K 1/8W 1%
CN903 CONN
CN903 CONN
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
R973
3.3K 1/4W
R973
3.3K 1/4W
C943 100PF1KV
C943 100PF1KV
Q992 2N7002
Q992 2N7002
C910 1UF 520V
C910 1UF 520V
Q919
PBHV9050T
Q919
PBHV9050T
1
23
+
C974 470uF 25V
+
C974 470uF 25V
C933
100N 50V
C933
100N 50V
C920
100pF +-10%
C920
100pF +-10%
Q991 2N7002
Q991 2N7002
C937 470N 25V
C937 470N 25V
R998
9.1KOHM +-1% 1/8W
R998
9.1KOHM +-1% 1/8W
IC903
A6069H
IC903
A6069H
S/OCP
1
BR
2
GND
3
FB/OLP
4
VCC
5
D/ST
7
D/ST
8
HS7HS7
2
C909 100pF +-10%
C909 100pF +-10%
ZD910
BZX55-C9V1
ZD910
BZX55-C9V1
1 2
D973
1N4148
D973
1N4148
D979 SK54B
D979 SK54B
1 2
C921
0.0022uF/250V
C921
0.0022uF/250V
C905
100pF +-10%
C905
100pF +-10%
L973
3.0uH +-10%
L973
3.0uH +-10%
L906L906
8
7
126
5
C922
100N 50V
C922
100N 50V
R923NCR923 NC
C950
0.1NF2KV
C950
0.1NF2KV
C980 100N 50V
C980 100N 50V
R910
220K +-1% 1/4W
R910
220K +-1% 1/4W
F901
FUSE
F901
FUSE
1 2
3 4
C967
100N 50V
C967
100N 50V
HS1 Heat-sink(Q90T0114 1)
HS1 Heat-sink(Q90T0114 1)
1
R987
10K 1/8W
R987
10K 1/8W
IC901 FAN7529MX
IC901 FAN7529MX
INV1COMP2MOT3CS
4
ZCD
5
GND
6
OUT7VCC
8
CN901
SOCKET
CN901
SOCKET
1 2
R929
2.2K OHM 3W
R929
2.2K OHM 3W
+
C969
470uF 35V
+
C969
470uF 35V
R991
0R05OHM1/8W
R991
0R05OHM1/8W
R985
10K 1/8W
R985
10K 1/8W
Q910 SPW20N60C3
Q910 SPW20N60C3
2
1
3
D980
SK54B
D980
SK54B
1 2
R995 1K 1/8W
R995 1K 1/8W
+
C918
180UF450V
+
C918
180UF450V
C994 NCC994 NC
R951 100K 1/4W
R951 100K 1/4W
D974 1N4148
D974 1N4148
R966
560KOHM +-1% 1/8W
R966
560KOHM +-1% 1/8W
ZD950
MTZJ T-72 30B
ZD950
MTZJ T-72 30B
1 2
R989
1.5K 1/4W
R989
1.5K 1/4W
IC970
AS431AZTR-E1
IC970
AS431AZTR-E1
Q970
PMBS3906
Q970
PMBS3906
R913
470 OHM 1/4W
R913
470 OHM 1/4W
FB903 BEAD
FB903 BEAD
1 2
C990 1N 50V
C990 1N 50V
R934
2K43 1/8W 1%
R934
2K43 1/8W 1%
R940
10R 1/8W 5%
R940
10R 1/8W 5%
R984
1KOHM +-1% 1/8W
R984
1KOHM +-1% 1/8W
C977 220N 50V
C977 220N 50V
C907
100pF +-10%
C907
100pF +-10%
R994 100 OHM 1/8W
R994 100 OHM 1/8W
IC902
SSC9512S-TL
IC902
SSC9512S-TL
Vsen
1
Vcc
2
FB
3
GND
4
Css
5
OC
6
RC
7
Reg
8
RV
9
COM
10
VGL
11
NC
12
NC
13
VB
14
VS
15
VGH
16
NC
17
NC
18

Adapter

Circuit Diagrams and PWB Layouts
EN 70Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 71

Adapter layout top

19040_504_100924.eps
101111
715G3861
Adapter layout top
2010-09-24
1
C941
C943
C951
C969
C971
C974
C992
D910
D912
D930
D931
D932
D952
D953
D972
IC904
IC905
IC906
IC970
IC990
L990
R924
R957
D904
D975
J925
J926
J927
J928
J910
J919
J920
J901
J924
J922
J916
J908
J915
D951
C989
J907
SCREW7
SCREW8
J930
J929
D974
D973
SCREW9
C905
C950
D950
IC903
Q913
C909
C920
J918
J912
HS9
J903
D976
FB905
C923
D903
D977
D978
C903
C904
C907
C910
C902
C901
HS3
HS6
HS4HS5
J917
J905
J931
J923
J914
J913
J932
L973
J921
J904
J933
J906
J909
FB924
J934
C906
SLOT1
MH8
MH9
MH10
MH11MH12
MH13
MH14
MH5
MH15
MH16
C914
C917
C919
C931
C934
C935
C942
C952
C955
C968
C973
C993
D911
D968 D969
D970D971
D990
F901
L901
L902
L970
Q930Q931
Q950
R901
R918
ZD930
ZD951
ZD952
ZD970
SCREW5
BD901
R929
ZD909
L903
SIDEPIN
ZD972
L971
Q910
SCREW2
SCREW3
J911
C918
HS2
HS1
ZD971
HS7
HS8
SCREW1
SCREW4
TH903
NR901
ZD950
L906
T902
FB904
FB903
SCREW10
C921
ZD910
C946
C908
CN903
NR902
J902
FB907
FB908
ZD953
ZD954
ZD973
C970
RV901
T901
ZD969
CN904
FB901
SG902
SG903
CN901
Circuit Diagrams and PWB Layouts
EN 71Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 72

Adapater layout bottom

19040_505_100924.eps
101111
715G3861
Adapter layout bottom
2010-09-24
1
C911
C912
C913
C915
C916
C930
C932
C936
C937
C938
C939
C940
C954
C956
C972C975
C976
C977
C978
C979
C980
C994
C995
C996
IC901
Q970
Q971
Q990
R910
R911
R913
R914
R917
R919 R920 R921
R922
R923
R930
R931
R932
R933
R934
R935
R936
R937
R939
R940
R941
R942
R943
R944
R956
R954
R959
R960
R961
R962
R971
R972
R974
R975
R977
R978
R979R980
R981
R982
R984
R987
R990
R992
R995
R996
R997
R998
R999
R912
C945
C990
C991
R976
R908
R946
R948
R966
R904 R905 R906
R967
Q915
Q916
Q918
Q919
R909
C922
C933
R958
R994
R986
R973
JR902
JR901
R983
C981
R945
R968
R969
R988
R989
R950
R952
R951
R953
R985
C953
R965
R964
R963
R928
D979
D980
C967
R915
R916
C997
R947
R949
R991
R993
Q991
Q992
R938
SEN7
SEN9
SEN13
IC902
Circuit Diagrams and PWB Layouts
EN 72Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 73
Circuit Diagrams and PWB Layouts
18770_965_100713.eps
100713
Common Interface
B01A B01A
2010 -03-13
5
8204 000 8994
TUNER, HDMI & CI
G3
1
2
3EN2
3EN1
+T
G3
1
2
3EN2
3EN1
G3
1
2
3EN2
3EN1
G3
1
2
3EN2
3EN1
G3
1
2
3EN2
3EN1
G3
1
2
3EN2
3EN1
3F05-3 C4
IF01 A4
106
3F06 A9
C
A
E
4
9
5
TRANSPORT STREAM FROM CAM
IF05 C4
3F10-2 C9
61
1P00-A D10
7F00 A5
F
G
7
15-BIT ADDRESS
3F11-2 C9
3F01 A2
2F05 G6
3F05-2 C4
7
B
7F04 G5
3F10-3 C9 3F10-4 C9
3F07-1 A9
8
D
3F10-1 C9
3F08-1 A9
8-BIT DATA
2F03 D6
3
H
8 11
2F06 H6
3F11-4 D9
3F02 A4 3F03-1 A4
7F01 B5
CONTROL
I
H
3F08-3 B9
IF08 D9
2
3F12 C9
3F11-3 D9
IF07 C5
3F07-2 A9
7F05 I5
3F07-4 A9
E
F
3F08-2 A9
IF03 A4
I
9
A
3F04-1 C4
3F07-3 A9
3F05-4 C4
3F09-3 B9
3F03-2 A4
2F01 A2
C
10
3F09-4 B9
3F11-1 D9
7F03 E5
2F02 B6
2F00 A6
IF04 B9
3F09-1 B9
3F08-4 B9
7F02 D5
5
1
G
IF06 C5
B
1P00-B G10
4
3F09-2 B9
2
3
2F04 E6
D
IF02 A5
3F05-1 C4
3F04-2 C4 3F04-3 C4
11
3F04-4 C4
+3V3
1 8
+3V3
3F07-1
10K
3F01
0R4
16 15 14 13 12 11
1
10
19
20
2
3
4 5 6 7
8
9
18
17
74LVC245A
7F02
+5VCA
IF08
27
3F07-2
10K
27
10K
3F10-2
10K
3F07-3
3 6
27
+3V3
3F09-2
10K
100n
2F00
10K
3F11-2
27
RES
8
3F08-1
10K
1
IF05
1 8
100n
2F05
RES
10K
3F09-1
2F01
22u 16V
VCC2
51
VPP2
52
VS1
43
VS2
57
WAIT
59
RES
35
GND4
68
INPACK
60
IORD
44
IOWR
45
71
72
REG
61
RESET
58
66
D11
37
D12
38
D13
39
D14
40
D15
41
D8
64
D9
65
GND3
55
A25
56
BVD1|STSCHG
63
BVD2|SPKR
62
CD1
36
CD2
67
CE2
42
D10
A17
46
A18
47
A19
48
A20
49
A21
50
A22
53
A23
54
A24
20
10074595-050MLF
ROW_B 1P00-B
17 16 15 14 13 12 11
1
10
19
2
3
4 5 6 7
8
9
18
7F05 74LVC245A
100K
3F06
10K
3 6
3F10-3
+3V3
100R3F05-2 2 7
+3V3
+5VCA
+5VCA
IF04
RES
100n
2F03
IF01
9
OE
16
RDY|BSY
17
VCC1
18
VPP1
15
WE|P
WP|IOIS16
33
3
D4 D5
4 5
D6
6
D7
1
GND1
GND2
34
6970
22
A7
A8
12
11
A9
7
CE1
30
D0
31
D1
32
D2
2
D3
14
A14
20
A15
19
A16
27
A2
26
A3
25
A4
24
A5
23
A6
29
A0
28
A1
8
A10
10
A11
21
A12
13
A13
1P00-A
ROW_A
10074595-050MLF
1X04
REF EMC HOLE
27
3F04-2 100R
10K
3F07-4
45
+5V
45
3F05-4 100R
6
3F11-3
10K
3
100R
3F02
IF06
12 11
1
10
19
20
5 6 7
8
9
18
17 16 15 14 13
74LVC245A
7F00
2
3
4
1X01
REF EMC HOLE
2F04
100n
RES
7
3F03-2
100R
2
2F02
100n
RES
+3V3
+3V3
+5VCA
20
16 15 14 13 12 11
1
10
19
7F04
2
3
4 5 6 7
8
9
18
17
74LVC245A
IF07
3F10-1
10K
1 8
IF03
3 63F05-3 100R
10K
3F12
1 8
100R
3F03-1
IF02
+3V3
RES
+3V3
2F06
100n
10
19
20
18
17 16 15 14 13 12 11
1
2
3
4 5 6 7
8
9
5
7F01
74LVC245A
3F04-4 100R
4
3F09-4
10K
45
1
10
19
20
7
8
9
18
17 16 15 14 13 12 11
2
3
4 5 6
7F03 74LVC245A
45
10K
3F11-4
10K
3F09-3
3 6
100R3F04-1 1 8
45
10K
3F08-4
3F08-3
10K
3 6
10K
3F11-1
18
7
10K
3F08-2
2
100R3F05-1 1 8
100R3F04-33 6
45
10K
3F10-4
CA-RDY
CA-D00
CA-D01 CA-D02 CA-D03 CA-D04 CA-D05 CA-D06 CA-D07
CA-DATADIR
CA-DATAENn
MOVAL
MOSTRT
MDO0
MDO1
MDO2
MDO3
MDO4
MDO5
MDO6
MDO7
CA-WAITn
CA-INPACKn
CA-WP
CA-VS
1n
CA-WEn
CA-OEn
CA-CE2n
CA-CE1n
CA-REGn
CA-MOCLK
CA-MOVAL CA-MOSTRT
CA-MDO0
CA-MDO1 CA-MDO2 CA-MDO3 CA-MDO4
CA-MDO6
CA-MDO5
CA-MDO7
CA-RST
CA-CD1n
CA-CD2n
CA-DATAENn
CA-DATADIR
CA-ADDENn
MOCLK
XIO-D07
XIO-D06
XIO-D05
XIO-D04
XIO-D03
XIO-D02
XIO-D01
XIO-D00
CA-ADDENn
CA-WAITn
XIO-D15
XIO-D14
XIO-WEn
XIO-OEn
XIO-D08
XIO-D09
XIO-D11
XIO-D10
CA-IOWRn
CA-IORDn
CA-A03 CA-A04 CA-A05 CA-A06 CA-A07
XIO-A00
XIO-A01 XIO-A02 XIO-A03 XIO-A04 XIO-A05 XIO-A06 XIO-A07
CA-ADDENn
CA-A08
CA-A09 CA-A10 CA-A11 CA-A12 CA-A13 CA-A14
XIO-A08
XIO-A09 XIO-A10 XIO-A11 XIO-A12 XIO-A13 XIO-A14
CA-ADDENn
CA-D07
CA-D06
CA-D05
CA-D04
MOCLK
MOVAL
MOSTRT
CA-D03
MDO0
MDO1 MDO2 MDO3 MDO4 MDO5 MDO6 MDO7
CA-A00
CA-A01 CA-A02
CA-CE2n
MDO7
MDO6
MDO5
MDO4
MDO3
CA-CD1n
CA-WP
CA-D02
CA-D01
CA-D00
CA-A00
CA-A01
CA-A02
CA-A03
CA-A04
CA-A05
CA-A06
CA-A07
CA-A12
CA-MICLK
CA-MIVAL
CA-RDY
CA-WEn
CA-A14
CA-A13
CA-A08
CA-A09
CA-A11
CA-OEn
CA-A10
CA-CE1n
CA-CD2n
MDO2
MDO1
MDO0
MOSTRT
MOVAL
CA-REGn
CA-INPACKn
CA-WAITn
CA-RST
MOCLK
CA-MDI7
CA-MDI6
CA-MDI5
CA-MDI4
CA-MDI3
CA-MDI2
CA-MDI1
CA-MDI0
CA-MISTRT
CA-IOWRn
CA-IORDn
CA-VS1n

10-4 B01 820400089945 Tuner, HDMI & CI

Common Interface

EN 73Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 74

Flash

18770_966_100713.eps
100713
Flash
B01B B01B
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
WE
B
R
WP
VCC
VSS
IO
NC
0 1 2
3
4 5 6 7
CLE ALE CE RE
3
2F20 A3
3F20-3 B1
42
IF22 D3
3F21-2 C2
3F21-4 C2
A
7F20 B3
1
3F22-3 C2
4
3F20-4 C2
A
3
C
B
3F23 C2
3F22-4 C2
3F24 D2
3F19 D2
3F20-2 B2
3F22-2 C13F21-3 C13F20-1 B1
C
IF21 C3
3F21-1 C12F21 A3
1
D
B
D
100R3F20-1 1 8
IF23 D3
2
3F22-1 C2
IF23
3F24
3 6
2K2
+3V3
3F20-3 100R
+3V3
2F20
100n
10K
3F19
45
13
36
18 19
3F22-4 100R
4 5
6 10 11 14
8
7
12
37
33 34 35 38 39
40 45 46 47
3
48
20 21 22 23 24 25 26 27 28
2
16
29
30 31 32
41 42 43 44
1
15
7F20
NAND04GW3B2DN6F
Φ
[FLASH]
4Gx16
17 9
100R3 6
3F21-4 4 5
3F22-3
1 8
100R
100R3F22-1
IF22
IF21
10K3F23
100R3F20-4 4 5
100n
2F21
+3V3
3F20-2 100R27
100R3F22-2 2 7
3F21-2 100R27
3 6
+3V3
1 8
3F21-3 100R
100R3F21-1
NAND-CE1n
NAND-RDY1n
XIO-D01
XIO-D00
XIO-D03
XIO-D02
XIO-D05
XIO-D04
XIO-D07
XIO-D06
NAND-ALE
NAND-CLE
XIO-OEn XIO-WEn NAND-WPn
Circuit Diagrams and PWB Layouts
EN 74Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 75

USB Hub

18770_967_100713.eps
100713
USB Hub
B01C B01C
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
VDD_3V3
CR PLL
FILT
OSC1
OSC3
OSC2
VIA
GND_HS
USBUP
NC
VBUS_DET
RESET
DM
XTALOUT
DP
RBIAS
TEST
+T
+T
IF35 B5
IF37 C5
FF33 C9
7
SIDE USB BOTTOM
FF37 D7 FF38 E9
3F31-4 D2
3F34-1 C8
1 3
FF36 D7
2F30 A4
SIDE USB TOP
2F32 A5
3F32 C8
B
2
FF35 C7
4
8 9
A
B
IF36 C5
3F26-4 B8
IF39 D2
FF34 C7
4
FF30 E8 FF31 E9 FF32 E9
C
56
D
FF39 E8
3F36 D6 7F25 B2
2F27 A2 2F28 A4
2
IF31 C1
2F29 A4
6
2F31 A5
IF40 C2 IF41 C2 IF42 C2
2F34 B1 2F35 B2
IF32 C1
31
2F26 A2
D
E
1F24 E9 1F25 B1
3F34-2 C8
3F28 B2 3F30 C2
IF45 D9
5
3F34-4 D8
7 8
A
IF34 B2
3F31-3 C2
C
E
3F25 A8
3F26-2 A8
FF40 A8 IF30 C2
9F26 B8
9F20 B7
9F25 B8
2F33 A5
3F35 B1
9F21 B7
1P07 B9 1P08 D9 2F25 A2
IF43 A3 IF44 A3
9
3F26-1 A8
IF33 B2
3F26-3 A8
3F31-2 C2
3F34-3 D8
3F31-3
3 6
3F26-1
100K
1
10K
IF35
9F20
10p
FF32
2F34
45
+5V-USB1
3F34-4
100K
0R4
3F32
1u0
2F27
383940
41
33
XTALIN|CLKIN
32
USBDP_DN2|PRT_DIS_P2
7
USBDP_DN3|PRT_DIS_P3
31
27
51029
152336
SDA|SMBDATA|NON_REM1
28
SUSP_IND|LOCAL_PWR|NON_REM0
11
1
USBDM_DN1|PRT_DIS_M1
3
USBDM_DN2|PRT_DIS_M2
6
USBDM_DN3|PRT_DIS_M3
30
2
USBDP_DN1|PRT_DIS_P1
4
9 20 21
13
17
19
34
35
26
24
SCL|SMBCLK|CFG_SEL0
22
12
BC_EN1|PWRTPWR1
16
BC_EN2|PWRTPWR2
18
BC_EN3|PWRTPWR3
14
37
25
HS_IND|CFG_SEL1
8
Φ
USB HUB
USB2513B-AEZG
7F25
3F34-3
3 6
100K
FF34 FF35
+5V-USB2
+3V3
100n
2F32
IF44
IF37
FF39
45
100K
3F26-4
FF38
+3V3
+5V-USB1
IF43
FF40
3F26-3
100K
3 6
3F31-2
10K
27
FF31
100K
3F34-1
1
FF36
IF33
IF45
+3V3
2F29
100n
27
3F34-2
100K
10K
3F36
100n
+5V-USB2
2F25
2F30
9F21
+5V
100n
2F33
100n
+3V3
10K
45
FF37
3F31-4
1M0
3F28
IF36
IF32
12K
3F30
3
4
56
292303-4
1P08
1 2
IF42
FF33
9F26
67
+5V
502382-0570
1F24
1 2
3
4 5
IF31
10K
3F35
3F26-2
27
100K
IF40
+5V
3F25
0R4
2F31
100n
2F28
1u0
2
4
1 3
FF30
24M
1F25
9F25
100n
2F26
IF34
10p
2F35
IF30
6
IF39
1 2
3
4
5
IF41
1P07
292303-4
USB-DP1
USB-DP
USB-DM1
USB-DM
RESET-USBn
USB-OC3n
USB-OC2n
USB-OC1n
USB-DM3 USB-DP3
USB-DM2
USB-DP2
USB-DP2
USB-DM2
USB-OC1n
USB-OC2n
USB-OC3n
USB-DM1
USB-DM2
USB-DM3
USB-DP1
USB-DP2
USB-DP3
USB-DM
USB-DP
Circuit Diagrams and PWB Layouts
EN 75Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 76

SD Card

18770_968_100713.eps
100713
SD Card
B01D B01D
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
+T
FF50 D3
FF44 D3
3F41-4 C1
3F42-1 C1 3F43-2 C3
3F43-3 C3 3F44-1 C3 3F44-2 C3
A
D
A
B
FF47 C3
FF46 C4
B
C
FF49 C3
IF46 D1
IF47 B1 FF41 C3 FF42 C3
FF43 C3
1D 2-24F34D 2-90P1
3F42-3 D1 3F43-1 C3
FF45 A22F40 A2
3F40 A2
3F41-1 C1 3F41-2 C1 3F41-3 C1
123
2 3 4
4
1
FF48 C3
C
D
1P09-1 C4 3F44-3 C3
3F45 C1
FF41
FF42
FF44
7
8
9
1314
FF43
1P09-1
1939115-1
1 2
3
4 5 6
FF49
FF48
27
+3V3
8
100R
3F43-2
3F42-1
47K
1
3F41-4
47K
45
1 8
3 6
3F44-1
100R
3 6
3F43-3
100R
100R
3F44-3
RES3F45
10K
FF46
FF45
11 12
+3V3 +3V3-SD
1P09-2
1939115-1
10
FF50
FF47
47K
3F42-3
3 6
3F42-2
47K
27
47K
1 8
3
F41-3
3 6
3F41-1
27
47K
47K
3F41-2
100R
3F44-2
27
1 8
+3V3-SD
100R
3F43-1
16V22u
2F40
0R4
3F40
IF47
SDIO-CLK
IF46
SDIO-DAT3
SDIO-CMD
SDIO-CLK
SDIO-DAT0
SDIO-DAT1
SDIO-DAT2
SDIO-CDn
SDIO-WP
SDIO-DAT3
SDIO-CMD
SDIO-DAT0
SDIO-DAT1
SDIO-DAT2
SDIO-CDn
SDIO-WP
Circuit Diagrams and PWB Layouts
EN 76Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 77

PNX85500 Control

18770_969_100713.eps
100713
PNX85500 Control
B01E B01E
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
SCL
ADR
0 1 2 SDA
WC
D
C
S
W
HOLD
VSS
Q
VCC
3F53 C6 3F54 D7
A
B
C
D
8 9
7F52 B2 7F53 B7 7F54-1 C7
D
E
F
1F51 F8
8 9
LEVEL
MAIN NVM
B
C
2F52 B1 2F53 D6 2F58 D2
3F51 B1 3F52 B3
SDA
USE ONLY
123 4567
FF63 E4 FF64 F7 FF65 F4
3F58 E1 3F59 E3 3F60 E3 3F62 D5
123 4567
E
F
A
3F66 B7 3F67 B6 3F68 C7 3F69 D7
IF59 E1 IF61 C4 IF62 C4
7F54-2 C7 7F58 D1 9CH0 C7 FF04 C4
DEBUG ONLY
1F52 D8
FF57 E2 FF58 C7 FF61 D4 FF62 D7
FF66 F4 IF50 B3 IF51 B1 IF52 B3
3F63 E5 3F64 F5 3F65 F5
IF55 C6 IF56 C7 IF57 C7 IF58 D2
DEBUG / RS232 INTERFACE
SCL
FOR
FF29 C4 FF55 E3 FF56 E3
SHIFTED
UP
DEBUG
IF53 B3 IF54 C3
IF53
10K
3F53
RES
+3V3-STANDBY
10K
3F66
RES
IF54
10K
3F67
7F54-1
BC847BPN(COL)
2
6
1
FF65
RES
1 2
3
6
5
84
7
(8K × 8)
Φ
EEPROM
7F58
BC847BPN(COL)
5
3
4
RES
7F54-2
FF29
IF58
IF62
100R
3F65
IF59
FF63
+3V3-STANDBY
FF56
3F63
100R
FF55
10K
3F52
FF58
3F59
100R
IF61
RES
10K
FF04
3F69
RES
PDTA114EU
7F53
+3V3
FF64
3F60
100R
3F51
10K
1 2
3
4
5
1F52
IF52
+3V3
+3V3
2F58
100n
+3V3-STANDBY
RES
3F62
100R
+3V3-STANDBY
100R
3F64
+5V
6
5
7
2
1
84
3
FF61
7F52 M25P05-AVMN6
FLASH
512K
Φ
47K
3F68
FF62
RES
2
3
4 5
67
1F51
1
3F58
10K
9CH0
RES
IF57
IF51
3F54
1K0
RES
RES
1u0
2F53
FF66
FF57
IF50
100n
2F52
RES
IF55
+3V3
IF56
BOOST-PWM
BACKLIGHT-BOOST
SDM
SPI-PROG
RESET-STBYn SPI-PROG
SDA-UP-MIPS
SCL-UP-MIPS
SCL-SSB
SDA-SSB
TXD-UP
RXD-UP
PNX-SPI-CLK
PNX-SPI-SDO
PNX-SPI-CSBn
PNX-SPI-SDI
PNX-SPI-WPn
Circuit Diagrams and PWB Layouts
EN 77Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 78

HDMI & CI

18770_970_100713.eps
100713
HDMI & CI
B01F B01F
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
I
O2
IGND
O1
GND
RF-IN
AGC CONTROL
IF81 B6
IF82 C4 IF86 C5 IF87 C2 IF88 D2 IF89 D5
IF90 D7 FF81 C1 FF82 C2
IF12 C9 IF13 C9 IF14 C9 IF15 C9 IF16 B10
IF72 C5 IF73 B6 IF74 B8 IF75 B6 IF76 B8
9F02 A8 9F03 A8
IF77 B6 IF78 B8
9F06 C4
9F71 E4
IF79 C5 IF80 B8AF72 B9
AF73 B9
FF00 B2 FF01 C4 FF71 A1 FF74 B1
2F94 D7 3F71 C7
FF75 B2
FF76 B1
3F76 C2 3F77 C4
IF10 A5 IF11 A53F79-4 B8
3F80 C9 3F81 C9 3F82 B10
5F66 C10 5F70 D6
5F71 B9 5F72 E4 5F73 C5 5F74 B10 5F76 B10
6F72 C7 7F70 D8 7F75 A6 9F00 A6 9F01 A6
2F73 A9 2F74 B6
9F04 B3 9F05 C4
2F77 B9 2F78 B6
AF70 B3 AF71 B3
2F81 B1 2F82 B9 2F84 C1 2F85 C4
2F86 D1 2F88 E5 2F90 C6 2F91 D6 2F92 C7
2F93 C2
2 3
3F72 C7 3F75 D2
67
3F78 C7 3F79-1 B8
10
A
B
C
D
E
A
2F61 B1
2F62 B10 2F63 C9 2F64 C9 2F65 B10 2F66 C10
2F70 B10 2F71 A7 2F72 A9
2F75 B8 2F76 B9
2F79 B8
2F80 B9
C
D
E
1F75 B5 1T01 A1 2F59 B1 2F60 B1
123 45678 910
1458 9
B
2F70
1p0
+5V-TUN-PIN
FF82
AF71
AF70
470n
5F70
IF89
4u7
2F59
9F71
RES
IF82
23
14
IF78
4 5
ATB2012
5F73
X7251X
1F75
36M17
3
1 2
AF72
2F62
10p
330n
5F76
9F03
15p
27F208F2
15p
9F05
FF75
2F74
10n
9F00
680n
5F71
7F70
PDTC114EU
IF87
IF88
+5V-TUN-PIN
FF00
3F71
4K7
FF71
2F85
47n
10n
2F91
15p
2F84
RES
IF77
2p2
2F76
IF10
RES
IF72
22u
2F88
10n
2F63
4
3F79-4
220R
2F82
1p0
FF01
9F02
IF12
10n
2F75
FF74
9F01
2F78
10n
47R
3F75
2F92
10n
3F80
220R
IF15
820R
3F82
AF73
2F61
4u7
2F60
100n
IF73
3F77
4K7
4n7
2F81
RES
9F06
IF79
2F86
15p
+5V-TUN-PIN
1p0
2F73
+5V-TUN
IF76
IF11
6
7
SDA
IF_OUT2
13
1415
16
NC12NC2
4
NC3
12
RF_AGC3SCL
+5V
8
9
4Mhz
AS
5
DC
1
10
IF_OUT1
11
FF81
TH2603
1T01
15p
2F65
2F90
10n
IF16
IF80
5F74
820n
10n
2F64
IF13
+5V-TUN-PIN
3F78
3K3
10n
2F94
1
RES
2F93
220R
3F79-1
100n
9F04
22p
2F77
2F66
22p
3F81
220R
OUTPUT1
6
OUTPUT2
4VAGC
1
VCC
IF86
8
GND15GND2
2 INPUT1
3 INPUT2
7
IF74
7F75 UPC3221GV-E1
RES
5F72
30R
2F71
10n
5F66
680n
3F72
1K0
IF75
6F72
BA591
47R
IF14
3F76
FF76
2F79
10n
IF81
IF-AGC
TUN-IF-N
TUN-IF-P
PNX-IF-P
PNX-IF-N
TUN-IF-N
TUN-IF-P
IF90
SCL-TUNER
TUN-P7
IF-AGC
IF+
IF-
SELECT-SAW
PNX-IF-AGC
TUN-P6
TUN-P7
TUN-P1
TUN-P6
SDA-TUNER
Circuit Diagrams and PWB Layouts
EN 78Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 79

Toshiba Supply

18770_971_100713.eps
100713
To shiba Supply
B01G B01G
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
COM
OUTIN
1
B
C
2FA3 C2 2FA4 C3
5FA4 B3
A
FFA2 C2 FFAF B2
B
2FA2 C1
7FA3 B2
2 3
2 3
D
A
C
D
1
5FA3 B2
30R
5FA3
5FA4
30R10u
2FA4
2FA3
100n
FFA2
FFAF
LD1117DT12
7FA3
1
3 2
100n
2FA2
+1V2-BRA-VDDC
+3V3
+1V2-BRA-DR1
Circuit Diagrams and PWB Layouts
EN 79Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 80

HDMI

18770_972_100713.eps
100713
HDMI
B01H B01H
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
FFB1 C2
HDMI CONNECTOR SIDE
1
A
2 3
B
3 4
C
A
1P05 B1
B
FFB3 C2
C
1
FFB4 C2
2
3FBF-1 C4 3FBF-2 C4 FFB2 C2 FFB5 C1 FFB6 C2
2223
4
2
3
4 5 6 7
8
9
2021
1
10 11 12 13 14 15 16 17 18
19
1P05
FFB1
FFB5
FFB4
FFB6
FFB3
FFB2
47K
3FBF-2
27
1 8
DIN-5V
DIN-5V
3FBF-1
47K
DRX0-
DRX-DDC-SCL DRX-DDC-SDA
DIN-5V
DRX2+
DRXC+
DRXC-
PCEC-HDMI
DRX-DDC-SCL
DRX-DDC-SDA
DRX-HOTPLUG
DRX2-
DRX1+
DRX1-
DRX0+
Circuit Diagrams and PWB Layouts
EN 80Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 81
VGA
18770_973_100713.eps
100713
VGA
B01I B01I
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
614
53
1FC1 B4 1FC2 B4 1FC3 C4
9
B
3
D
F
2FC4 C4
B
1FC4 C4
1
2FC8 F4
2FC1 B4 2FC2 B4 2FC3 C4
8
2FC6 E4
1FC6 F4
1E05 B2
25
7
3FC2 E3
9
3FC4 D6
2
3FC6 B6
4
6FC1 B5
7
2FC5 D4
1FC5 D4
F
6FC5 D5
A
C
E
A
9FC6 D6
2FC7 E4
D
3FC1 D3
FFC2 B4
9FC2 E6
VGA
FFC9 E4
FFC6 D2 FFC7 D4 FFC8 D4
6FC2 B5 6FC3 C5
6
FFC5 C4
8
CONNECTOR
FFC1 A4
9FC1 D6
6FC4 C5
3FC7 C6
6FC6 E5 6FC7 E5 6FC8 F5
3FC5 A6
E
9FC3 E6 9FC4 E6 9FC5 C6
3FC3 C6
C
FFC3 C4 FFC4 C3
6FC5
12V
RES
CDS4C12GTA
47p
2FC8
9FC6
1FC2
9FC3
18R
3FC7
1FC3
12V
6FC6
CDS4C12GTA
3FC3
4K7
2FC7
47p
12V
6FC8
CDS4C12GTA
FFC5
1FC4
6FC1
CDS4C12GTA
12V
RES
9FC1
FFC9
FFC4
3FC6
18R
FFC1
18R
3FC5
2
3
4 5 6 7
8
9
16
17
1E05
1
10 11 12 13 14 15
1216-00D-15S-1EF
FFC8
12V
CDS4C12GTA
6FC7
FFC6
RES 6FC2
CDS4C12GTA
12V
47p
2FC5
1FC5
CDS4C12GTA
12V
RES 6FC4
2FC3
100p
2FC4
47p
FFC7
9FC4
RES
FFC2
9FC5
FFC3
2FC1
100p100p
2FC2
3FC1
10K
RES
1FC6
6FC3
CDS4C12GTA
12V
RES
10K
3FC2
RES
2FC6
4K7
3FC4
47p
9FC2
RES
1FC1
VGA-SCL-EDID
VGA-SDA-EDID
VGA-SDA-EDID-HDMI
VGA-SCL-EDID-HDMI
+5V-VGA
R-VGA
G-VGA
B-VGA
H-SYNC-VGA
V-SYNC-VGA
Circuit Diagrams and PWB Layouts
EN 81Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 82

Temp Sensor + Headphone

18770_974_100713.eps
100713
Temp Sensor + Headphone
B01J B01J
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
9FD2 A4 9FD5 C5
IFD1 B4
5678
D
E
3FD4 B2
6FD3 D5
9
FFDA D5 FFDB D5 FFDC D6
D
3FD2 B5
2FDD D5 3FD1 A3
IFD4 B3 IFD5 B4
3FDG-2 D4
3FD3 B3
6
3FD6 C4 3FD7 C4 3FDG-1 D4
1
7FD1 B3 9FD1 A4
1328 D6 1329 C6 1FD2 D4 1FD3 D5
6FD1 B3 6FD2 D4
IFD2 B3 IFD3 B4
A
12
E
A
B
C
3 4
57
2 3 4
2FD1 A4 2FDC D5
8 9
B
C
9FD5
9FD2
9FD1
FFDA
FFDB
12V
CDS4C12GTA
6FD3
RES
IFD2
3FD1
1K0
27
1K0
3FDG-2
IFD3
RES3FD6
1K0
1n0
2FDD
1FD2
IFD1
FFDC
8
+3V3
3FDG-1
1K0
1
6FD1
RES
2
1
3
LTST-C190KGKT
5
A2
GND
4
3
OS
2
SCL
1
SDA
MSJ-035-29D PPO (PHT)
1328
LM75BDP
8
+VS
7
A0
A1
6
7FD1
1n0
2FDC
RES
1K0
3FD7
100R
3FD3
100R
3FD4
1329
502382-0370
1 2
3
45
IFD4
1FD3
CDS4C12GTA
12V
IFD5
6FD2
1K0
3FD2
2FD1
100n
AMP1
AMP2
RES
SDA-SSB
SCL-SSB
Circuit Diagrams and PWB Layouts
EN 82Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 83

Tuner Brazil

18770_975_100713.eps
100713
Tuner Brazil
B01K B01K
2010-03-12
5
8204 000 8994
TUNER, HDMI & CI
X
XSEL
ADI_AI
ADQ_AI
AD_VREF
TSMD
TN
SLADRS
VSS
DR2VDD
DR1VDD
VDDS
AD_DVDD
AD_AVDD
PLLVDD
VDDC
PBVAL
RERR
RLOCK
RSEORF
SBYTE
SLOCK
SRCK
SRDT
STSFLG1
AGCCNTI
AGCCNTR
STSFLG0
SYRSTN
0 1
SCL SDA
FIL
AD_AVSS
AD_DVSS
PLLVSS
I
O
0 1
P N
P N
P N
AD_VREF
DTCLK
DTMB
S_INFO
0 1
AGCI
CKI
SCL SDA
OUTIN
INH BP
COM
11
13
A
C
13
12
1FE0 C2
D
E
E
3FE7 F3
12
C
8 9
6
F
10 1145 7
2FF6 B7
5FE8 C7
B
910
G
H
A
8
2FE0 A3
2FH3 D12
G
12
DFE8 D6
6
12
3
45
2FF5 B6
3FG4-2 F6
2FF7 C6
IF28 E7
3FG7 E7
D
2FE3 A6
F
H
2FH2 D11
9F27-2 D8
2FH4 D12
2FE4 A6
3FE5 E7 3FE6 F3
BFE1 E4
2FH7 E3
BFE3 E4
5FG2 E11
73
2FF4 B6
3FG4-1 F7
DFE9 E6
3FG6-2 E7
2FF8 C6
2FG0 C6
5FE3 B3
5FE5 B3 5FE7 C11
3FG6-3 E7 3FG6-4 D7
5FE0 A3
FF03 C12 IF17 D4
IF69 C6
IF63 A4
B
2FG9 E3
9F27-1 E8
9F27-4 D8
2FH5 D6
IF64 A5
BFE4 E4
2FH8 E7
DFE6 D6 DFE7 D6
2FG7 E3 2FG8 E3
BFE5 E4
7FE3 C11
9F28 E8
2FH6 E3
2FE5 A6 2FE6 B3 2FE8 C3 2FF0 A6
3FG2-2 F7
2FF9 C7
3FE9 F3 3FG2-1 F6
5FE4 B7
IF18 D4 IF27 E7
2FF2 B6 2FF3 B6
7FE0 D4
3FE8 F3
IF67 B4 IF68 B5
IF48 C12 IF49 F4
2FG1 C7 2FG2 C1 2FG3 C2 2FG4 D3
IF29 F4
5FE9 C11 5FG0 E11
DFF1 E6
IF65 B4 IF66 B5
DFF2 F6
2FG6 D3
33R3FG7
BFE2 E4
2FF1 A7
IF48
2FF6
1u0
DFF2
IF27
DFE6
AGND
2FE8
1u0
2FG6 10n
2FH7 100n
5FE0
30R
3FE8 100R
AGND
5FG0
30R
30R
5FE7
2FG9 100n
DFE8
100n
2FF4 2FE5
100n
3FG4-1
4K7
5FE5
30R
AGND
2FG2
18p
1u0
2FE6
100n2FG7
IF69
AGND
10K
3FE7
IF66
IF64
10n
2FH8
2FG1
1u0
IF18
IF28
5FE9
30R
33374447505762
19
18
3
2
16365663133549
64
4
15
61
60
51
38
42
8
12 14
1 41
20
17
53
54
55
59
45 46
6 5
52
10
7
11
344843
39
40
21
58
30
27
28
2223
32
31
26
25
24
9
7FE0
TC90517FG
Φ
29
AGND
3FG2-2
10K
2FH4
1u0
3 6 33R3FG6-3
33R3FG6-4 4 5
2FF0
100n
10n2FG4
BFE1
100n
2FF8
1u0
2FF9
3FE9
AGND
100R
9F27-1
1 8
AGND
IF49
AGND
24
1 3
DFF1
25M4
1FE0
2FF5
100n
BFE3
BFE5
9F28
AGND
IF68
AGND
2FE3
100n
27
IF65
9F27-2
IF67
2FG0
100n
3FE6 10K
2FF3
100n 100n
2FE4
10K
3FG2-1
33R3FG6-2 2 7
1u0
2FF1
2FF7
100n
DFE9
3FE5
18K
DFE7
100n
2FF2
5FG2
30R
2FE0
1u0
IF63
1u0
2FH2
IF17
BFE2
BFE4
AGND
30R
5FE3
2FG8 100n
FF03
2FH5
1n5
18p
2FG3
5FE4
30R
9F27-445
4
2
1
3
5
7FE3
LD3985M25
IF29
4K7
3FG4-2
10n
2FH3
5FE8
30R
AGND
TS-DVBS-VALID
TS-FE-SOP
TS-DVBS-SOP
TS-FE-CLOCK
TS-DVBS-CLOCK
100n
2FH6
+1V2-BRA-VDDC
+1V2-BRA-DR1
+3V3-BRA-FLT
+3V3-BRA-FLT
+3V3-BRA-FLT
+3V3-BRA-FLT
TS-DVBS-DATA
RESET-SYSTEMn
IF+
+2V5-BRA
+5V
+3V3
+3V3-BRA
+2V5-BRA
+3V3-BRA
+2V5-BRA
SCL-SSB SDA-SSB
IF-
TS-FE-DATA
IF-AGC
TS-FE-VALID
Circuit Diagrams and PWB Layouts
EN 83Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 84
Circuit Diagrams and PWB Layouts
18770_976_100713.eps
100713
PNX NandFlash - Conditional Access
B02A B02A
2010-03-03
7
8204 000 8950
PNX85500
MDI
MCLK
MDO
TNR_SER1
VS
CD
CA
DATA
ERR
MICLK
MIVAL
SOP
0 1 2
3
4 5 6 7
1 2
1 2
VPPEN
0 1 2
3
4 5 6 7
ADD_EN
DATA_DIR
DATA_EN
I
O
MISTRT
MIVAL
MOSTRT
MOVAL
OOB_EN
RDY
RST
VCCEN
NAND
XIO_A
XIO_D
XIO
NAND
07 08 09 10 11 12 13 14 15
OE_ WE_
CLK_BURST
WP_
RDY1
RDY2
CE2_
CE1_
00 01 02 03 04 05 06
CLE
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
ALE
9S08 C8 IS00 C8 IS25 C6 IS26 B9
3 456
3S02-1 E6 3S02-2 E6 3S02-3 E5 3S02-4 E6
3S01-3 E5 3S01-4 E6
14
A
3S1U G10 3S23 G10 3S24 G10 3S28 G10 3S29 G10
7S00-11 E7 7S00-5 A7 7S02 F2 9S00 F8 9S01 F4
7 8 910
3S03 F6 3S04-1 F6 3S04-2 F3 3S15 B9 3S1R F10 3S1S F10 3S1T G10
11 12
B
C
D
E
F
G
H
3S01-1 E5 3S01-2 E6
12
12
11 12
13
7 8 910
A
B
C
D
E
F
G
H
2S09 F3
13 14
3 456
27
*
33R
3S02-2
IS00
560R
3S1R
3S1U
560R
470R
3S29
3S28
470R
RES
9S00
IS26
1
83S01-1
33R
2S09
100n
2
3 5
4
+3V3
7S02
74LVC1G08GW
1
R23 R22
J21
L24
L26
J23
J24
K23 K24
T21 T23 T22
M21 M22 M23 M24 M25 M26
L21
N24
N25
L22
L23
N23
L25
P21 P22 P23 P24 P25 P26 N21 N22
N26
PNX85500
7S00-11
J22
K21 K22
K25
K26
VIDEO_STREAM
33R
36
3S02-3
7
+3V3
3S01-2
33R
2
3S1S
560R
560R
3S1T
33R
3S31
EMC HOLE
1X06
3S01-4
4
5
9S01
33R
E25 E26 D24
B22 C22
C24 D23 C23 B23 A22 E22 F24 F25 F26 E23 E24
G21 G22 G23 G24 G25 G26 F22 F23
D25 D26
F21
A20
A21
J25 J26 H21 H22 H23 H24 H25 H26
FLASH
PNX85500
7S00-5
B21
D22
E21 D21
C21
9S08
3S15
10K
RES
3S23
470R
63S01-3
33R
3
RES 470R
3S24
10R
3S03
3S04
33R
3S02-4
45
33R
1
8
IS25
33R
3S02-1
CA-MIVAL
CA-CD1n
TS-FE-DATA
TS-FE-CLOCK
INPACK
TS-FE-VALID
TS-FE-SOP
TS-FE-SOP
TS-FE-VALID
TS-FE-CLOCK
TS-FE-DATA
INPACK
CA-MISTRT
CA-MDI3 CA-MDI4 CA-MDI5 CA-MDI6 CA-MDI7
CA-MIVAL
CA-MOCLK
CA-DATAENn
CA-DATADIR
CA-ADDENn
CA-RDY
CA-RST
NAND-ALE
NAND-CE1n
NAND-CLE
NAND-RDY1n
TS-FE-DATA
NAND-WPn
TS-FE-ERR
XIO-A06
XIO-A05
XIO-A04
XIO-A03
XIO-A02
XIO-A01
XIO-A00
CA-VS1n
CA-CD2n
TS-FE-VALID
TS-FE-SOP
TS-FE-CLOCK
CA-MOVAL
CA-MOSTRT
CA-MDO7
CA-MDO6
CA-MDO5
CA-MDO4
CA-MDO3
CA-MDO2
CA-MDO1
CA-MDO0
CA-MDI0 CA-MDI1 CA-MDI2
XIO-D09
XIO-D08
XIO-D07
XIO-D06
XIO-D04
XIO-D03
XIO-D02
XIO-D01
XIO-D00
XIO-A15
XIO-A13 XIO-A14
XIO-A12
XIO-A11
XIO-A10
XIO-A09
XIO-A08
XIO-A07
CA-MOCLK
XIO-D05
CA-MICLK
XIO-WEn
XIO-OEn
XIO-D15
XIO-D14
XIO-D11
XIO-D10

10-5 B02 820400089507 PNX85500

PNX NandFlash - Conditional Access

EN 84Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 85

PNX SDRAM

18770_977_100713.eps
100713
PNX SDRAM
B02B B02B
2010-03-03
7
8204 000 8950
PNX85500
1
3
0 1 2
3
4 5 6 7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
0
1
RASB
CASB
CKE CSB ODT
PCAL
0 1 2
3
4 5 6 7
8
9 10 11 12 13 14
N P
N P
30 31
0 1 2
2
DM
DQ
BA
A
CLK
DQS0
N P
DQS1
N P
DQS2
N P
DQS3
VREF
M0
WEB
2
3S06 D3 3S07 D3 3S0V F8 3S20 D2
FS02 D2 IS42 E8
2S24 E7 2S25 E7
D
E
56
3S6P E10 3S6Q E10
7S00-8 B6 FS01 D3
11
A
B
C
8 9
F
C
123 4
3S22 D2 3S30 C7 3S33 C8
8 910
123 4567
D
E
F
2S12 D4
A
B
2S17 E7 2S20 E7
10 11
7
3S33
10R
DDR2-VREF-CTRL2
2.0V
2S12
100u
100n
2S17
3S0V
261R
1%
H3
2S25
100p
D3 D4
R1 R2
T3 T4
M4 M1 M5
A2 V1
R4 V5
B4 F1 C1 E1 F4 B2
E2 E3
N1 U1 P1 T1 V4 R5 U5 P5 N3 V3
C3
E5 C5 A4 G5 B3 F5 U3 P2 U2 P3
F2
K4
N5 N4
L5
D1 D5 R3 T5
F3 C2
G4
L3
G3
L2 H5 L1
J5
H1 H2 G1
K3
J1 J3
J2
M3
J4
M2
K5
K1
1%
7S00-8
PNX85500
MEMORY
3S22
180R
FS02
1%180R
3S07
DDR2-VREF-CTRL3
IS42
1%180R
3S20
2S20
100n
DDR2-VREF-CTRL3
3S6Q
10K
+1V8
2S24
100p
10R
3S30
10K
3S6P
FS01
DDR2-VREF-CTRL2
1%
3S06
180R
DDR2-CLK_N DDR2-CLK_P
DDR2-ODT
DDR2-A10 DDR2-A11 DDR2-A12
DDR2-A0
DDR2-CKE
DDR2-DQS0_N DDR2-DQS0_P
DDR2-A1 DDR2-A2 DDR2-A3 DDR2-A4 DDR2-A5 DDR2-A6 DDR2-A7 DDR2-A8 DDR2-A9
DDR2-CKE
DDR2-CS
DDR2-CAS
DDR2-DQS3_N DDR2-DQS3_P
DDR2-DQS2_N DDR2-DQS2_P
DDR2-DQS1_N
DDR2-DQS1_P
DDR2-D11
DDR2-D10
DDR2-D1
DDR2-D0
DDR2-BA1
DDR2-BA0
DDR2-A14
DDR2-A13
DDR2-ODT
DDR2-WE
DDR2-RAS
DDR2-D2
DDR2-D18
DDR2-D19
DDR2-D17
DDR2-D16
DDR2-D15
DDR2-D14
DDR2-D13
DDR2-D12
DDR2-D25
DDR2-D26
DDR2-D30
DDR2-D24
DDR2-D21
DDR2-D20
DDR2-D23
DDR2-D22
DDR2-D7
DDR2-D6 DDR2-D5 DDR2-D4
DDR2-D29
DDR2-D27
DDR2-D3
DDR2-D31
DDR2-D28
DDR2-BA2
DDR2-DQM3
DDR2-DQM2
DDR2-DQM1
DDR2-DQM0
DDR2-D9
DDR2-D8
Circuit Diagrams and PWB Layouts
EN 85Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 86

PNX Digital Video In

18770_978_100713.eps
100713
PNX Digital Video In
B02C B02C
2010-03-03
7
8204 000 8950
PNX85500
RX0_A
RX1_A
P N
RX2_A
RXC_A
P N
DDC_A
P N
P N
HOT_PLUG_A
SDA
SCL
RREF
A
8 9111213
IS10 E7
PNX 85500 : DIGITAL VIDEO IN
75431
B02C
H
10
10 11 12
14
14
C
B02C
C
2
567
6
9
H
7S00-6 D6
123
D
E
F
G
B
13
IS01 E6
4
I
A
B
RES
8
D
E
F
G
I
2S2E F5 3S0W E5
2S2E
10u
12K
3S0W
IS10
+3V3
V26
V25
W26
W25
Y26 Y25
T24
W24
T26
T25
U26
U25
HDMI_DV
PNX85500
7S00-6
IS01
DDCA-SCL
DDCA-SDA HDMIA-RX0+ HDMIA-RX0-
HDMIA-RX1+ HDMIA-RX1-
HDMIA-RX2+ HDMIA-RX2-
HDMIA-RXC-
HDMIA-RXC+
Circuit Diagrams and PWB Layouts
EN 86Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 87

PNX Audio

18770_979_100713.eps
100713
PNX Audio
B02D B02D
2010-03-03
7
8204 000 8950
PNX85500
OUT IN
INH
BP
COM
&
&
AIN1
L R
AIN2
L R
AIN3
L R
AIN4
L R
AIN5
VR_AADC
ADAC
ADACL
P
N
ADACR
I2S_OUT
I2S_OUT_SD
SPDIF_OUT
POS NEG
VREF_AADC
VCOM_AADC
SPDIF_IN1
4
3
2
1
2
N
P
1
3
4 5 6
WS
SCK
OSCLK
L R
&
&
2S36 C6
H
9
2S2K F12 2S2L D4
6
11 12
2S3Q G5 2S41 C6 2S42 C6 3S0Z A11
2S2W B3
H
7 8
I
F
10
3S17-3 C3 3S17-4 C3 3S18-1 G7 3S18-2 G8
2S3C E8
13
G
2 14
5
4
3
1
2
3S51 C6 3S53-1 A6 3S53-2 B6 3S53-3 B6
2S2R B7 2S2S B9 2S2T B8 2S2V B3
3S12-3 B2
2S2Y C3 2S2Z B3 2S30 C3
C
D
I
A
B
2S2G C12 2S2H D12 2S2J G12
3S16-2 B3
9
IS06 G11 IS07 E11
2S38 E9 2S39 E9 2S3A E8 2S3B E8
3S34 G11
2S3D E8 2S3E E3 2S3F E2
10 11 12
3 45
3S3G-2 D8
2S3M H9
7S05-4 B12 7S08 B8 7S09-1 G6 7S09-2 H6
3S10 D4 3S11 F5 3S12-1 B2 3S12-2 B2
7S05-1 E12
3S12-4 C2 3S13-1 C2 3S13-2 D2
E
F
G
C
D
E
3S16-3 B3 3S16-4 C3
3S17-2 D3
3S37 F11 3S38 B13
3S18-3 G8
3S19 H5 3S25 H9 3S32 G12
IS19 D3
3S36-1 C12 3S36-2 B11 3S36-3 D11
13
1
678
3S3F E4 3S3G-1 C7
IS1N C7
3S3G-3 C8 3S3G-4 D7
2S3L H8
3S3U D8
IS1B D4 IS1D G5
7S05-2 G12
3S53-4 B6 3S6L F12 3S6M H8
7S00-2 C5
FS03 B12 FS08 B7 IS02 B11 IS03 C11
2S31 C3
3S17-1 C3
IS1A D3
3S39 C13
IS0R C2 IS0V C2 IS12 B8 IS13 B9
2S3G E3
14
A
B
IS1S D7 IS44 H9
3S3H D7
7S05-3 C12
3S14 B9 3S16-1 B3
IS1E H5 IS1G G7
7S09-3 H7 7S09-4 I7 9S06 E4 DBS8 E4
3S13-4 C2
3S13-3 C2
2S32 D3 2S33 C3 2S34 B9
IS1K H9 IS1L F5
3S36-4 D12
2S3H E3 2S3J B11 2S3K G6
10K
3S16-4
4
5
1n0
2S3C
100n
2S3Q
1u0
1 8
2S31
IS0R
3S13-1
22K
2S2K
47p
+3V3-ARC
1u0
2S32
2S34
100n
IS0V
3S3U
33R
FS08
3S6M
180R
100n
2S3K
100R
3S10
IS1B
3S16-3
10K
3
6
1 8
10K
3S17-1
100R
3S53-3
1R0
3S11
+2V5-AUDIO
+3V3-ARC
100R
1n0
2S3D
10K
2
7
3S53-2
3S17-2
22K
3S14
56R
4
5
3S3F
3
6
22K
3S12-4
10K
3S17-3
2S3G
100n
+3V3
8
3S12-1
22K
1
7S05-4
12
13
14
4
11
+24V-AUDIO-VDD
LM324
IS13
100R
3S53-1
IS1N
2S3H
10u
2S3J
220n
1u0
2S2W
3S12-2
2
7
+3V3
22K
IS1A
DBS8
+24V-AUDIO-POWER
1u0
2S2Y
1n0
2S38
3S18-2
220R
27
+3V3-ARC
7S09-1
74LVC00APW
1
2
714
3
27
3S3G-2
33R
3S3H
33R
100n
2S3E
3S51
4R7
IS03
2S3A
1n0
IS19
4
2
1
3
5
LD3985M25
7S08
IS1D
4R7
3S0Z
1
8
IS06
3S17-4
4
5
3S36-1
10K
10K
5
6
7
4
11
+3V3
LM324
7S05-2
+24V-AUDIO-VDD
22K
3S6L
8
3S37
10K
3S3G-1
33R
1
8
+3V3-ARC
3S18-1
220R
1
3 6
+3V3
3S3G-3
33R
1u0
2S42
1u0
2S33
2S2V
10K
3S19
1u0
3
6
IS1K
3S12-3
22K
10K
1
8
3S16-1
2S2Z
1u0
9
8
4
11
22K
3S32
LM324
7S05-3
10
10K
3S16-2
2
7
2S30
1u0
3S38
100R
2
7
2S3L
100n
22K
3S13-2
FS03
IS1E
220R
3S18-3
3 6
2S41
100u 4V
12
13
714
11
45
74LVC00APW
7S09-4
10K
3S36-4
3
2
1
4
11
LM324
7S05-1
2S36
1u0
IS12
IS44
RES
2S2S
10u
+24V-AUDIO-VDD
1n0
2S39
2S3B
1n0
3
6
IS07
3S13-3
22K
IS1G
AB8
AB9
2S2G
47p
AD4 AD1
AE1 AF2 AE3 AF3
AD2
AE5
AF5
AC8
AD8
AC6
AE10 AF10
AD10 AC10
AE9 AF9
AD9 AC9
AF8 AE8
AD7 AE7 AF7 AD6 AE6 AF6
AB7
AC7
AB6
45
PNX85500
7S00-2
AUDIO
3S3G-4
33R
3S25
68R
10u
2S3F
2S2L
1u0
+2V5
IS1L
47p
2S2J
47p
2S2H
+3V3
100n
2S2T
+24V-AUDIO-VDD
IS1S
714
6
100n
2S3M
74LVC00APW
7S09-2
4
5
9S06
10K
3S36-2
27
74LVC00APW
9
10
714
8
7S09-3
3S13-4
4
5
IS02
22K
3S53-4
100R
2S2R
10u
3S34
10K
3S39
100R
3 6
3S36-3
10K
+3V3
AUDIO-OUT-L
AUDIO-OUT-R
SPDIF-OUT-PNX
+AUDIO-L
-AUDIO-R
AUDIO-IN1-L
AUDIO-IN1-R
ADAC(2)
ADAC(3)
ADAC(1)
ADAC(4)
SPDIF-OUT
eHDMI+
SEL-HDMI-ARC
ADAC(1)
ADAC(2)
ADAC(5)
AUDIO-IN4-L
AUDIO-IN4-R
AUDIO-IN3-L
AUDIO-IN3-R
AUDIO-IN2-L
AUDIO-IN2-R
ADAC(5)
ADAC(6)
ADAC(6)
SPDIF-OUT-PNX
Circuit Diagrams and PWB Layouts
EN 87Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 88

PNX Mips

18770_980_100713.eps
100713
PNX Mips
B02E B02E
2010-03-03
7
8204 000 8950
PNX85500
USB
1
2
3
4
RREF
DP
DN
CLK_54_OUT
BL_PWM
RESET_SYS
TDI
TDO
TCK
TMS
TRSTN
SCL
SDA
SCL
SDA
SCL
SDA
SCL
SDA
-BUS CTRL
FIL
I
2
C
INP
ETHRXD
SDIO
DAT
ETH
TXD
TXCLK
0 1 2
3
TXEN TXER
COL
CRS MDC MDIO
0 1 2
SDCD SDWP
RXCLK
0 1 2
3
RXDV RXER
CC_DAT3 CLK CMD
FS2Y F9
3S65 E11 3S66 E11 3S67 E11 3S68 E11
B
13
USE ONLY
3S61 B6
3S64 C1
DS52 B2 FS10 B2
8
3S69 A9
A
3S82 B1
12
1F10 A12
C
D
3S62 B1
FS52 B12 FS53 B12
9S13 F8
IS04 B2 IS05 A2
FS11 B2 FS2W F9
IS40 C6
7
FOR FACTORY
RES
2 3
IS4Z B4
3S83 C1 3S84 C1
7S01 E8 9S10 F8
9
H
C
D
G
H
A
B
7 8
E
F
G
FS44 A12 FS49 A12 FS50 A12 FS51 B12
3S6F B9 3S6G B8
FS57 B12 FS64 C2
3S6H-3 B9 3S6H-4 B9
IS08 F8 IS09 F8
3S72 C6
1456
3S80 B1
IS50 G12
2S89 D8
7S00-3 A4 7S00-4 G12
3S56 A5 3S57 A6
9S11 F8 9S12 F8
3S5Y B5
10
3S40 A1 3S45 A1
E
F
3 456
3S55 C3
11 12 13 14
1
FS31 F8
3S6B A9 3S6C B8 3S6D B9 3S6E B8
2 91011
3S5Z B6 3S60 B5
3S6J C5 3S6K B9
3S6A A8
3S6H-1 B8 3S6H-2 B9
3S81 B1
14
3S58 A5 3S5W B6
3S00 B5 3S21 B1 3S26 C5 3S27 C6
IS05
100n
2S89
12
3S58
100R
IS08
+3V3-STANDBY
FS51
+3V3
+3V3
10K
3S84
3S83
10K
3S82
RES
+3V3
+3V3
10K
10K
3S45
3S6C 4K7
FS2W
3S67
4K7
12
3S64
10K
2
3S66
4K7
1
AB25
AB26
AA24
AA25
R26 R25 R24
GPIO_7
AE4
C26
A25
A24
A23
C25
B26
B25
B24
AA23
GPIO_1
V23
GPIO_10
U23
GPIO_11
Y2
3
GPIO_2
Y24
GPIO_3
W21
GPIO_4
W22
GPIO_5
W23
GPIO_6
V22
PNX85500
7S00-3
CONTROL
AD5
AC5
Y21
GPIO_0
Y22
100R
12
FS2Y
3S56
4K7
3S6B
IS50
2
FS31
3S5Z
100R
1
3S00
33R
4K7
3S69
3S55
5K6
10K
3S80
IS40
9S12
123S57
100R
FS44
FS64
3S6A 4K7
10K
3S6H-3
3 6
+3V3
3S40
10K
3S68
4K7
1
2
+3V3
10K
3S62
3S27
10K
FS53
+3V3
4K73S6F
3S6J
10K
3S81
10K
12
+3V3
12
3S61
100R
3S5Y
100R
3S65
4K7
12
FS10
+3V3
2K2
3S6D
V6
10K
3S21
AB1 AB2 AA5 AB3
W2 W1 W6 W5 W4 W3 U6
Y1
AA3
Y5 Y6 AB4 AC1
AC2 Y4
AA2
AA1 AA4
PNX85500
7S00-4
ETHERNET
AC3
Y2 Y3
10K
1 8
+3V3
12
3S6H-1
6
VSS
3S60
100R
5SC0
8
SC1
4
LCS1
SD0
7
SD12 SDA
3
VDD
7S01
PCA9540B
6 7
8
9
10
+3V3
BM08B-SRSS-TBT
1 2
3
4 5
FS57
1F10
IS4Z
+3V3
3S26
3S6K
10K
10K
DS52
FS11
3S5W
100R
12
9S10
+3V3
FS50
+3V3
IS04
IS09
3S6E 2K2
3S6G 4K7
9S13
10K
3S6H-4
4
5
3S6H-2
10K
27
+3V3
3S72
47R
9S11
FS49
+3V3
FS52
BACKLIGHT-PWM
TXD2-MIPS
RXD2-MIPS
EJTAG-TDO-PNX85500
EJTAG-TDI-PNX85500
EJTAG-TCK-PNX85500
BOOST-PWM
RXD1-MIPS
TXD1-MIPS
PXCLK54
USB-DM
GPIO1 GPIO1
BOOTMODE
BOOTMODE
SELECT-SAW
SELECT-SAW
PNX-SPI-CS-AMBIn
PNX-SPI-CS-BLn
SCL-BL
SCL-DISP
SDA-SET
SDA-DISP
SDA-BL
RESET-SYSTEMn
EJTAG-TMS-PNX85500
EJTAG-TRSTn-PNX85500
EJTAG-TCK-PNX85500 EJTAG-TDO-PNX85500 EJTAG-TDI-PNX85500
EJTAG-DETECTn
EJTAG-TRSTn-PNX85500 EJTAG-TMS-PNX85500
SDA-TUNER SCL-TUNER
SCL-DISP
SCL-BL
SCL-SET
SDA-DISP
SDA-BLSDA-SET
SCL-DISP
SCL-BL
SDA-DISP
SDA-BL
SCL-SET
ETH-CRS ETH-MDC
ETH-TXER
ETH-COL
SDA-UP-MIPS SCL-UP-MIPS
SDA-SET
SCL-SET
SDA-SSB SCL-SSB
SDA-TUNER SCL-TUNER
SDA-UP-MIPS SCL-UP-MIPS
SDA-SET SCL-SET
SDA-SSB SCL-SSB
ETH-RXD(3)
ETH-RXDV ETH-RXER
SDIO-DAT3 SDIO-CLK SDIO-CMD SDIO-DAT0 SDIO-DAT1 SDIO-DAT2 SDIO-CDn SDIO-WP
ETH-TXCLK
ETH-TXD(0) ETH-TXD(1) ETH-TXD(2) ETH-TXD(3)
ETH-TXEN
BOOST-PWM
RXD1-MIPS TXD1-MIPS RXD2-MIPS TXD2-MIPS PNX-SPI-CS-AMBIn PNX-SPI-CS-BLn
EJTAG-TCK-PNX85500
EJTAG-TDI-PNX85500
EJTAG-TDO-PNX85500
EJTAG-TMS-PNX85500
EJTAG-TRSTn-PNX85500
USB-DP
ETH-MDIO
ETH-RXCLK
ETH-RXD(0) ETH-RXD(1) ETH-RXD(2)
Circuit Diagrams and PWB Layouts
EN 88Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 89

PNX Video Out - LVDS

18770_981_100713.eps
100713
PNX Video Out - LVDS
B02F B02F
2010-03-03
7
8204 000 8950
PNX85500
LOUT1
A
N P
B
CLK
N P
C
N P
D
N P
E
LOUT2
N P
A
N P
B
N P
CLK
N P
C
N P
D
N P
E
LOUT3
A
N
P
B
CLK
N
P
C
N
P
D
N
P
E
N
P
N
P
LOUT4
A
N
P
B
CLK
N
P
C
N
P
D
N
P
E
N
P
N
P
N P
N P
4
D
A
7S00-7 C8
D
G
B
2
F
3 91 6
5
1 7
G
13 14
C
A
6
11912
2
10
F
13
7
C
10
12
E
11
B
3 14
85
8
4
E
E18
E19
D19
E12
D12
D14
E14
E15
D15
E17
D17
D16
E16
D18
B19
D7 E7
E8 D8
E10
D10
D9 E9
D11
E11
B14
C15 B15
C17 B17
A16 B16
A18 B18
C19
C8 B8
C10 B10
A9 B9
A11 B11
C12 B12
A14
PNX85500
7S00-7
LVDS
A7 B7
PX1A-
PX1D+
PX1D-
PX1CLK+
PX1CLK-
PX1C+
PX1C-
PX1B+
PX1B-
PX1A+
PX2CLK+
PX2CLK-
PX2C+
PX2C-
PX2B+
PX2B-
PX2A+
PX2A-
PX1E+
PX1E-
PX3C-
PX3B+
PX3B-
PX3A+
PX3A-
PX2E+
PX2E-
PX2D+
PX2D-
PX4A+
PX4A-
PX3E+
PX3E-
PX3D+
PX3D-
PX3CLK+
PX3CLK-
PX3C+
PX4E+
PX4E-
PX4D+
PX4D-
PX4CLK+
PX4CLK-
PX4C+
PX4C-
PX4B+
PX4B-
Circuit Diagrams and PWB Layouts
EN 89Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 90

PNX Stand-by Controller

18770_982_100713.eps
100713
PNX Stand-by Controller
B02G B02G
2010-03-03
7
8204 000 8950
PNX85500
MC
PWM
SPI
P0
P1
P2
P3
P5
P6
3
4 5
0 1 2
3
4 5
VDD_XTAL
VDDA_ADC2V5
VDDA_1V1_DCS
0 1 2
3
7
0 1 2
3
4 5 6 7
0 1 2
7
VSS_XTAL
XTAL_IN
XTAL_OUT
RESET_IN
EA
ALE
PSEN
SDA
SCL
0 1
SDO
SDI
CLK
CSB
0 1 2
3
4 5 6
13
2S13 B6
G
H
E
F
G
7
2S4E E2
H
A
B
3S43 C11
2S4F B9
2S4D C3
4
3S1C C1
2S37 B5
8 9
2 3
C
5
3S2H D7
D
3S2G D7
3S2A D2
3S2K D7
1
6
3S2V F11
E
F
10 11
C
D
2S11 B5
B
3S41 D12 3S42 C11
3S3Y D9
3S44 C11
2 3
3S1B C2
3S6V C11
67
3S1F C2 3S1G D2
12
3S1L E2
FS0Z G11 FS45 G9
1
3S2F D7
45
3S2S E10
8 9
3S3N C2 3S3P C1
1S02 B8 2S10 B6
A
3S3T D1
IS3F C10
3S6W D12
2S4G B9 2S4K G10
3S49 E10
9S0D G9
3S1D C2 3S1E C1
IS3D C10
10 11
3S1K D1
DS50 B8
IS20 B6 IS2U G10
3S1P D11
3S2L D10 3S2M E10
IS3E C10
IS2V D7 IS2Z D7
12 13
7S20 G10
3S3R D2 3S3S D1
9S0E G9 9S24 B6
3S46 D10 3S47 E10
IS3B A6
3S3W E9
5S04 B6 7S00-9 B6
3S1H D1 3S1J D2
3S3Q C2
3S3L C2 3S3M C1
2S4E
100n
10K
3S1L
3S44
10K
10K
3S42
9S0E
100R
3S2G
10p
2S4G
3S47
10K
RES
10K
3S3P
100R
3S2K
+3V3-STANDBY
2S4D
1n0
RES
3S2S
RES
10K
+1V1
10K
3S2A
DS50
1
RES3S3N
10K
10K
3S3M
10K
1 3
3S2LRES
1S02
54M
10K
3S1C
RES
3S46
10K
RES
12
10K
3S1G
10K
3S2V
IS3B
FS0Z
9S0D
RES
IS2U
3S2H 100R
10K
3S3Y
RES
RES
3S1K
10K
3S3S
10K
RES
IS3D
4K7
3S6W
RES
+3V3-STANDBY
+3V3-STANDBY
3S3T
10K
3S2F 100R
IS2Z
+3V3-STANDBY
+3V3-STANDBY
AC17
AD17
AE17
AF17
3S1B
10K
AC25
AA26
AC24
AC23
AF24 AF23
AF25
AE23
AA17
AF26
AB22 AC22 AD22
AD23 AE26 AE25 AE24
AF22 AE22
AC26
AD26
AC20 AD20 AE20 AF20 AA21 AB21 AC21 AD21
AE21 AF21 AA22
AE18 AF18 AA19 AB19
AC19
AD19 AE19 AF19 AA20 AB20
7S00-9 PNX85500
STANDBY
AB23
AB24
AB17 AA18
AD18
3S1H
10K
10K
3S3W
4K7
3S2M
RES
IS2V
2S4K
100n
10K
3S43
POL
2S4F
10p
10K
3S41
IS3E
IS20
GND
INP
2
4
NC
OUTP
1
NCP303LSN28
7S20
5
CD
3
9S24
RES
3S1D
27K
FS45
1
RES
RES
3S6V
4K7
3S3L
10K
100n
2S11
100n
2S10
2S13
1u0
+3V3-STANDBY
IS3F
1u0
2S37
4K7
3S49
RES3S3Q
10K
10K
3S3R
RES
3S1E RES
RES
10K
10K
3S1P
3S1J
100K
+3V3-STANDBY
5S04
30R
10K
RES
LCD-PWR-ONnLCD-PWR-ONn
RESET-AVPIP
SPI-PROG
RESET-AVPIP
3S1F
RESET-ETHERNETn
RESET-USBn
RESET-DVBS
AUDIO-MUTE-UP
RESET-AUDIO
SEL-HDMI-ARC
RESET-ETHERNETn
RESET-USBn
RESET-DVBS
CTRL-DISP
SPI-PROG
SDA-UP-MIPS SCL-UP-MIPS
FAN-CTRL1 FAN-CTRL2
POWER-OK
ENABLE-3V3n
AV1-STATUS AV2-STATUS
RESET-STBYn
PNX-SPI-WPn
DETECT2
RESET-STBYn
SEL-HDMI-ARC
CTRL-DISP
AUDIO-MUTE-UP
RESET-AUDIO
TACHO
CEC-HDMI
BACKLIGHT-PWM-ANA-DISP
SDM
RXD-UP
TXD-UP
RESET-SYSTEMn
KEYBOARD
SDA-UP-MIPS
SCL-UP-MIPS
LED1 LED2
PSEN
ALE
EA
LED1
LED2
PSEN
ALE
EA
EJTAG-DETECTn
LAMP-ON
STANDBY
RC TACHO CEC-HDMI BACKLIGHT-PWM-ANA-DISP SDM
EJTAG-DETECTn LAMP-ON STANDBY FAN-CTRL1 FAN-CTRL2 POWER-OK ENABLE-3V3n
RXD-UP TXD-UP DETECT2
RESET-SYSTEMn AV2-BLK AV1-BLK
PNX-SPI-CLK
PNX-SPI-CSBn
PNX-SPI-SDI
PNX-SPI-SDO
KEYBOARD LIGHT-SENSOR
RC
Circuit Diagrams and PWB Layouts
EN 90Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 91

PNX Power

18770_983_100713.eps
100713
PNX Power
B02H B02H
2010-03-03
7
8204 000 8950
PNX85500
VDDA_2V5
HDMI_VDDA_3V3_TERM
VDDA_2V5_LVDS_BG
VDDA_2V5_USB
VDDA_2V5_VADC
VDDA_2V5_VDAC
VDDA_3V3_USB
VDD_1V1
VDD_1V8
HDMI_VDDA_1V1
HDMI_VDDA_2V5
VDD_2V5
VDD_2V5_LVDS
VDD_3V3
VDD_3V3_SBY
VDDA_1V2
VSSA_USB
VSSA_2V5_LVDS_BG
VSSA_1V1_LVDS_PLL
HDMI_AGND
VDD_1V1_DDR
VDDA_2V5_DCS
VDDA_2V5_ADAC
VDDA_2V5_AADC
VDDA_1V1_LVDS_PLL
VSSA
VSS
VSS
VSS
D
E
2S28 B3
123 4 13 14
123 45678 910
F
G
H
I
2S21 F6 2S23 B6 2S26 A6 2S27 B3
E
F
G
H
I
A
B
C
5678 9 101112
2S29 C6 2S43 B2 2S45 F11 2S46 F11 2S4M B12 2S4N C11 2S4P C11 2S4Q B3 2S4R B4 2S4S F5 2S4T H11 2S4U D11 2S4V D11 2S4W D11
11 12 13 14
A
B
C
D
2S4Z E11 2S50 E11 2S51 E9 2S52 E9 2S53 H11 2S55 G11 2S56 G11 2S57 G11 2S58 H11 2S59 I11 2S5A A11 2S5B A11 2S5C B11 2S5D B11 2S5G-1 B4 2S5G-2 B4
2S5H-2 B5 2S5H-3 B5 2S5H-4 B5 2S5J-1 C5 2S5J-2 C5 2S5J-3 C5 2S5J-4 C5 2S5K-1 C4 2S5K-2 C4 2S5K-3 C4 2S5K-4 C5 2S5M G11 2S5P F5 2S60 A6 2
S61 A6
2S62 A7
2S4Y D11
2S64 A7 2S65 A7 2S66 A7 2S67 A8 2S68 A8 2S6A A11 2S6B A11 2S6C C11 2S6D B11 2S6E B11 2S6F C11 2S6G C11 2S6H H11 2S6K H11 2S6L I11 2S6M I11
2S5G-3 B4 2S5G-4 B5 2S5H-1 B5
5S81 A12 5S82 A12 5S83 D12 5S84 E12 5S85 C12 5S87 F12 5S88 G12 5S89 H12 5S90 H12 5S92 I12 5S93 B12 5S94 F5 5S95 E10 7S00-10 B6 7S00-12 C1 IS3K D10
2S63 A7
IS3L D10 IS3Q A10 IS3S A10 IS58 I10 c000 E13 c001 B5
2S6N C11 2S6P C12 2SHW I11 5S80 A12
RES
10u
2S5A
2S4Q
22u
2S5J-2
100n
27
100n
2S63
30R
5S88
27
+1V1
2S5G-2
100n
2S51
100n
100n
2S5H-4
45
2S57
10u
2S68
100n
100n
2S66
100n
2S4U
2S65
100n
IS3L
+2V5
10u
2S58
100n
2S28
30R
5S82
100n
2S67
c000
47u
2S23
100n
2S64
2S29
100u 2.0V
2S56
1u0
2S53
10u
+2V5-LVDS
RES
10u
2S5D
+3V3
30R
5S84
45
+2V5-AUDIO
2S5J-4
100n
2S21
1u0
IS3S
+1V2
2S27
100n
5S89
30R
+2V5-AUDIO
5S81
30R
Y18
A13
C13
R20
C11 C14 C16 C18
W20
P20 M20 K20
V7 Y8
Y19
R6R7U7A5A6B5B6
N6 N7
C7 C9
J7
L6
C6D6E6F6G6F7G7
L7
J6 AA6 Y7 W7 F9 G9
AB5 H20 F11 G11 F13
R9 R11 R13 R15 R17 U9 U11 U13
AC4
U15 U17
L11 L13 L15 L17 N9 N11 N13
AD3
N15 N17
F17 G17 F19 G19 J9 J11 J13
AE2
J15 J17 L9
AA7
Y17
D13
T20
Y13
Y10
R21
AF1
G13 F15 G15
V21
U20 U21
U22
B13
AA15
Y15
AA13
Y12
AA9
VDD
PNX85500
7S00-10
U24
V24
V20
2S4S
10u
RES
RES
2S5B
10u
5S93
30R
5S92
30R
30R
100n
2S6C
12
5S83
12
+2V5
2S6K
100n
2
2S4P
10u
100n
2S5C
30R
IS3K
2S6E
1
2
5S94
100n
2S62
100n
2S52
10u 6.3V
12
5S85
2S6G
100n
1 8
30R
100n
2S5K-1
100n
2S6A
12
100n
2S5J-1
1
8
100n
2S4Z 2S4N
100n
IS3Q
100n
2S45
12
+2V5
100n
2S5P
+3V3
5S87
30R
3 6
3 6
2S5G-3
100n
100n
2S5H-3
2S55
100n
45
+2V5
27
2S5K-4
100n
100n
2S5K-2
2S61
100n
12
+1V1
2S6B
100n
2S4W
100n
100n
2S6M
12
+1V1
1u0
2S59
5S90
30R
1u0
2S4Y
100n
2S43
RES
1 8
12
100n
2S5G-1
2
100n
2S6F
100n
2S6N
1
47u
2S26
12
+2V5-LVDS
2S6D
100n
100n
2S5H-1
1 8
+2V5
+1V1
100n
2S60
12
Y11
Y14
Y16
Y9
2S6H
100n
V10 V12 V14 V16 V18
V2
A3
Y20
A8
AA16
AA8
T10 T12 T14 T16 T18
A26
T2 T6 T7 U4
N2 N20 P10 P12 P14
A19
P16 P18
P4
P6
P7
K7
L20
L4
M10
M12
A17
M14
M16
M18
M6
M7
H7
J20
K10
K12
A15
K14
K16
K18
K2
K6
G10 G12
G14
G16
A12
G18G2G20
G8
H4
H6
E13 E20 E4 F10
A10
F12 F14 F16 F18 F20 F8
A1
B1 B20 C20 C4 D2 D20
2S6L
12
7S00-12
PNX85500
VSS
100n
5S95
30R
+3V3
2S4R
2S50
22u
100n
2SHW
10u
100n
2S5M
30R
5S80
2S4M
220u 6.3V
+3V3-STANDBY
2S4V
10u
10u
2S6P
IS58
100n
2S5K-3
3 6
3
6
2S46
100n
27
2S5J-3
100n
+1V8
2S5H-2
100n
2S4T
100n
45
POL
2S5G-4
100n
+2V5
c001
SENSE+1V1
SENSE+1V2
Circuit Diagrams and PWB Layouts
EN 91Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 92

PNX Analog Video

18770_984_100713.eps
100713
PNX Analog Video
B02I B02I
2010-03-03
7
8204 000 8950
PNX85500
CVBS_Y7
C7
6
IN OUT
SCL SDA
ANALOG_VIDEO
AV1
VGA
ATV_CVBS_Y3
C3
CVBS1_OUT CVBS2_OUT
RESREF
REF
TUNER
VGA_EDID
VSYNC
CURREF
1 2
3
4 5
IF_AGC
RF_AGC
P
N
AGND
CVBS_Y1 R B G
SYNCIN1 Y_G1 PR_R_C1 PB_B1
CVBS_Y2 SYNCIN2 Y_G2 PR_R_C2 PB_B2
R G B HSYNC_IN
14
A
B
2S87 A6
2S8G E6
2S85 H6
2
2S78 G12 2S7E G6
3
9S15 I3
67
2S7J A6
3S50 H6
2S7L C6
2S7N D6
3S4W F6
2S77 F12
Connectivity
2S15 D12
2S18 D12 2S19 D12
13
EU:
3S5V-2 I12 3S5V-3 I5
-
C
2S8A A11
E
F
G
E
EU:
3
13
4
BS17 F10
9S14 I3
VGA
7S00-1 D8
3S4J A6
IS4W C10
8 9
2S7K B6
567
2S7P D6
VGA
B
2S14 D12
F
2S16 D12
C
AP:
3S5E B11
IS5E E9
G
H
D
H
YPBPR1
*
3S08 B11 3S09 C11
3S76 F12
BS15 F9
SCART1
AP:
3S4G G6
2S40 B11
3S4K C6 3S4L B6
+CVBS
IS4V B10
10 11
8
EU:
I
A
D
3S52 H6
2S7M C6
3S59 A6 3S5B A11
SCART2
10
2S7Q E6 2S7R F6
YPBPR1
I
9
1
5
AP:
3S5T-3 I5 3S5T-4 I11 3S5V-1 I5
3S05 A11
IS5H E9 IS5J E9
3S75 E12
YPBPR2
IS5F E9
12
2S22 A11
14
2S75 F11 2S76 F11
BS09 F9 BS10 F10
IS11 F13
41
3S4T D6
2S7H B6
IS5D E9
3S54 I6
AP:
= TCON ONLY
*
IS5C D9
11 12
3S5L E6 3S5S E9
3S5T-2 I11
2S7U F6 2S84 G6
3S5T-1 I5
2S86 H6
3S5V-4 I12
IS5G E9
EU:
22n
2
3S4P D6 3S4R D6
BS13 E9
3S4U F6
*
9S17 A13
2S22
BS13
IS5E
22n
2S8A
100R
3S5T-3
3 6
2S86
22n
22n
2S7U
2S7K
22n
27
560R
3S5E
100R
3S5T-2
100R
3S5T-4
45
9S17
AF16
AD24
AD25
AF15
AF14
AF12
AE12
AC18
AF4
AE15
AE14
AD14
AC15
AC14
AC16 AB16 AB13 AB12 AA12
AA10
AB10
AB11
AC11
AA11
AF11 AE11
AB15
AB14
AD11
AD16
AB18
AD12
AD15
AA14
AC12
AD13 AE13
AC13
AE16
AF13
7S00-1
PNX85500
IS5F
IS5D
3S50
56R
2S84
22n
47R
IS5G IS5H
3S5B
22n
2S7P
BS15
IS4V
56R
3S4P
3S59
47R
3S5V-2
27
9S14
100R
22n
2S14
BS10
56R
3S05
3S09
8K2
56R
IS4W
3S4U
3S4K
56R
47K
3S75
22n
2S85
2S87
22n
56R
3S4W
IS5C
9S15
IS11
22n
2S18
3S4L
56R
22n
2S16
3S76
47K
1 8
56R
3S4G
100R
3S5T-1
2S40
47p
22n
2S8G
2S78
10n
10n
2S75
2S7R
22n
22n
2S7H
2S7N
22n
56R
3S4T
100R
3 6
3S5V-3
3S5L
47R
22n
2S7E
2S76
10n
22n
2S7J
3S5S
10K
22n
2S7L
100R
3S5V-4
45
100R
3S5V-1
1 8
22n
2S15
10n
2S77
IS5J
3S54
56R
BS09
56R
3S4J
3S4R
56R
10n
2S7Q
BS17
22n
2S19
10n
2S7M
56R
3S52
3S08
560R
VGA-SCL-EDID-TCON
VGA-SDA-EDID-TCON
VGA-SDA-EDID
C-SVHS
Y-SVHS
YPBPR1-SYNCIN1
AV4-Y
AV4-PR
AV4-PB
R-VGA
B-VGA
YPBPR2-SYNCIN2
CVBS-MON-OUT1
PNX-IF-AGC
PNX-IF-N
PNX-IF-P
PNX-RF-AGC
V-SYNC-VGA
H-SYNC-VGA
VGA-SCL-EDID
AV1-CVBS
AV1-G
AV3-Y
AV3-PR
AV3-PB
AV1-B
AV1-R
G-VGA
AV2-CVBS
Circuit Diagrams and PWB Layouts
EN 92Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 93
Circuit Diagrams and PWB Layouts
18773_500_100830.eps
100830
Audio
B03A B03A
2010-03-08
6
8204 000 8951
CLASS D
VCLAMP
MUTE
IN
BSL
SD
R
AVCC
L
BSR
GND_HS
L
PGND
AGND L R
L
OUT
R
BYPASS
1
R
0
PVCC
GAIN
VIA VIA
VIA
VIA
678
3D10-3 D7 3D10-4 D7 3D14-1 B8 3D14-2 B8 3D14-3 B7
9
1
A
B
3D06-1 F4 3D06-2 F4
4
3D06-4 F3
2D03 E3 2D05 A5 2D06 A5 2D07 B5 2D08 B6
3D01-4 E2 3D02 B3 3D02 C3 3D02 B4 3D02 C4
2D28 B2
F
A
B
F
1735 E8
2D24 B4 2D26 B8
1D50 E8 1D52 F8
C
D
E
2D22 B8 2D23 B4
5D02 C7 5D03 E7
2D27 D8
5D05 C8
2D29 B2
3D01-1 D3 3D01-2 D3
7D03-1 A5 7D03-2 F5 7D10-1 B6 7D10-2 E5 7D11-1 D2
5
2D09 C7 2D10 C7
845
2 3 9
3D04 E2
FD01 B1 FD02 F8
3D06-3 F3
FD05 E8
3D09 A3 3D10-1 D8 3D10-2 D8
ID05 C8 ID06 C8 ID07 C8 ID08 C8 ID09 C7
E
C
D
1D38 E9
2D16 C4 2D17 C4
2D01 F7 2D02 F4
2D21 D8
3D16 A5 5D01 C7
5D04 C8
5D07 A6 5D08 A6 6D01 E3
ID12 A5 ID13 E3 ID14 B3 ID15 B3 ID18 C5
123 67
7D15 C3 CD10 D5
ID35 D3 ID36 E2
FD03 B1
ID31 C6
FD06 E8 FD07 F4 FD14 A5
ID37 D4 ID38 D5 ID39 E2
2D11 C8 2D12 C8 2D13 F8 2D14 E8
3D15-2 E3
2D19 B6 2D20 B5
3D15-4 D5
MAINS SWITCH DETECT
ID10 C7 ID11 A4
ID19 C5 ID27 B6 ID28 B6
3D14-4 B7 3D15-1 E2
7D11-2 D3 7D13-1 E1 7D13-2 E2
ID32 C6 ID33 F4 ID34 D3
100K
3D06-2
7
2
7D15 B3
ID29 C5 ID30 C5
220n
2D26
ID12
4R7
3D09
3D10-3
63
V_NOM
1D52
22K
22K
GND-AUDIO
3D16
6 3
+3V3-STANDBY
ID06
3D02-3
4K7
45
GND-AUDIO
100K
3D06-4
GND-AUDIO
GND-AUDIO
220n
2D27
2D09
ID15
220n
3D14-3
63
GND-AUDIO
22K
FD05
10n
2D14
FD07
GND-AUDIO
+3V3-STANDBY
GND-AUDIO
2D24
47n
FD01
GND-AUDIO
BC847BS(COL)
7D03-2
5
3
4
22u
FD02
5D02
GND-AUDIO
35V10u
2D05
25V 220u
2D11
3D15-1
4K7
8
1
ID32
220n
2D06
ID34
ID36
+3V3-STANDBY
35V220u
2D19
ID35
3D02-1
1 8
ID14
45
4K7
ID19
3D02-4
4K7
GND-AUDIO
+AVCC
7D15-2 BC847BS(COL)
5
3
4
BC847BS(COL)
2
6
1
7D15-1
72
2D29
1u0
4K7
3D02-2
ID39
1 2
3
4
ID07
1735446-4
1735
100K
3D06-1
8 1
GND-AUDIO
6
5D04
220R
3D06-3
100K
3
7D13-2
5
3
4
2D10
220n
BC847BS(COL)
81
220n
2D22
3D10-1
22K
2D02
10u
ID38
V_NOM
1D50
2D17
1u0
81
22K
3D14-1
27
2D28
1u0
4K7
3D15-2
2D01
10n
GND-AUDIO
ID28
72
FD03
22K
3D10-2
5D01
22u
3D04
GND-AUDIO
+24V-AUDIO-POWER
GND-AUDIO
2K2
2D13
10n
FD06
1 2
3
2
6
1
1735446-3
1D38
7D03-1
BC847BS(COL)
ID27
5
3
4
220n
2D08
+AVCC
7D11-2
BC847BS(COL)
100p
2D03
BZX384-C
FD14
6D01
CD10
ID13
ID29
4K7
3D15-4
45
ID11
GND-AUDIO
ID10
2D21
220n
ID33
2D07
220n
47K
3D01-4
45
3D01-1
47K
1 8
ID18
GND-AUDIO
ID05
ID08
7
2
2
6
1
47K
3D01-2
BC847BS(COL)
7D11-1
ID30
GND-AUDIO
28 29
303132
33
34
26
35
36
37
383940
27
VIA
7D10-2
TPA3120D2PWP
ID31
ID37
220R
5D07
14
1310
12
6
15
2
11 7
18 17
25
5
22
4
232413
8
9
19
20
21
16
AUDIO AMP
Φ
CLASS-D
TPA3120D2PWP
7D10-1
47n
2D23
5D08
220R
220R
5D03
25V
220R
5D05
2D12
220u
54
35V220u
2D20
72
22K
3D14-4
3D14-2
22K
1u0
2D16
2
6
1
GND-AUDIO
GND-AUDIO
BC847BS(COL)
7D13-1
ID09
+24V-AUDIO-POWER
22K
54
3D10-4
LEFT-SPEAKER
RIGHT-SPEAKER
A-PLOP
AUDIO-MUTE-UP
+AUDIO-L
-AUDIO-R
MAINS-OK
A-STBY
DETECT2
LEFT-SPEAKER
RIGHT-SPEAKER
LEFT-SPEAKER
RIGHT-SPEAKER

10-6 B03 820400089516 CLASS D

Audio

EN 93Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 94
Circuit Diagrams and PWB Layouts
18770_851_100331.eps
100331

DC/DC

B03B B03B
2010-02-19
5
8204 000 8951
DC/DC
2
VFB
1 2
TRIP
DRVL
1 2
DRVH
1 2
SW
1 2
PGND
1 2
TEST
1 2
VREG5
V5FILT
1 2
VIN
GND
VBST
1 2
EN
1 2
VO
1
3U19 G9
IU02 F3 IU03 F1
7
D 21UI
3
G
40U
I
IU13 D7 IU14 E8
IU11 C6
3U23-2 C9 3U23-3 C9 3U23-4 C8
3U24-1 F9
5U00 C10
7U00 F1
7U01 D8 7U02-1 B6 7U02-2 C6 7U03 E3
7U04 E8 CU00 H7
IU07 D4
IU19 G10
IU20 G9
FU00 G13 FU01 E14
FU02 B9 FU03 C14 FU04 F4 FU05 B9
3U11 B6 3U14 D7 3U17 G10 3U18 G10
IU22 B13 IU23 C9
IU24 E3 IU25 F4
FU06 E8 IU01 F3
2U23 B5
2U24 B5 2U25 B12
3U24-2 F9
3U00 F1
3
U01 F1
3U02 F2 3U03 F3 3U04 D3
IU15 C9
IU16 E5 IU17 F9
3U24-3 F9 3U24-4 F8
3U27 D5 3U28 D5 IU09 C6
9F 81UI
6B 0
1UI
12V/1V8 CONVERSION
2U10 F10 2U11 F9
2U12 F11
2U14 E14 2U15 C10
2U16 C10 2U17 C9 2U18 D9
IU05 D3 IU06 D3
IU21 H9
15
A
B
2U29 G14
D
E
F
G
H
5U01 E10
5U02 B13 5U03 A13 6U00 E8
IU08 D4
13
123 45
2U13 F12
678 910
3U20 F11 3U21 G13 3U22 G2
3U23-1 C9
2U03 E2
C
2 3 456
3U05 E4 3U08 G2 3U09 H3 3U10 H3
11 12
2U04 F4 2U05 F4 2U06 F1
RES
2U19 B12
2U20 B14 2U21 C6 2U22 D8
15
E
F
G
H
2U00 D2 2U01 E3
12V/1V1 CONVERSION
7
A
B
C
D
2U02 D4
8 910
2U07 H3
2U08 G9 2U09 F9
1 14
11 12 13 14
GND-SIG
FU00
2U07
100p
RES
IU15
2U01
100n
IU02
3U18
1K01%
2u0
5U01
1u0
2U10
10u
2U04
IU08
123
5678
4
2U13
22u
7U01
SI4778DY
2U15
47u
2U22
220p
3U19
5K6
9
19
IU04
7
17
21 16
18
2 11
5
8
20
4
12
23 14
3
10
6
22 15
24 13
TPS53126PW
7U03
1
1u0
2U05
10K
3U01
56
4
3
SI4952DY
7U02-2
10K
3U00
GND-SIG
CU00
3U10
22K
7U02-1
SI4952DY
7 8
2
1
3u6
5U00
IU12
3U27
IU19
+1V8
10R
30R
5U02
GND-SIG
IU20
GND-SIG
47R
3U24-3
3U09
1K0
GND-SIG
RES
1%
FU06
1n0
2U03
FU02
3R3
GND-SIG
FU04
3U11
IU17
IU22
10R
3U28
1n0
2U17
RES
30R
5U03
FU01
FU03
100n
2U06
47R
3U24-1
3U20
RES
7U00
1
3
2
10R
GND-SIG
BC847BW
IU13
GND-SIG
IU03
1%
330R
3U17
+1V1
2U18
1n0
2U00
10u
+1V8
1%100R
3U21
1%330R
3U08
1%1K0
3U22
5678
4
123
27
SI4778DY
7U04
3U23-2
47R
22K
3U03
3R3
3U04
IU01
3R3
3U14
3U24-2
47R
STPS2L30A
6U00
10u
2U25
+12V
+1V1
IU23
47R
45
GND-SIG
GND-SIG
3U23-4
47u
2U12
1n0
2U09
RES
2.0V100u
2U14
2U19
10u
3U24-4
47R
RES
IU21
3 6
2U08
100p
47R
3U23-3
+3V3-STANDBY
IU10
GND-SIG
IU05
2U23
10u
100n
2U29
IU11
RES
IU18
IU06
IU24
2U16
22u
2U20
1u0
220p
2U21
IU09
IU25
IU16
IU07
GND-SIG
2U24
10u
GND-SIG
+1V8
2U11
1n0
1 8
100n
2U02
47R
3U23-1
3U05
3R3
FU05
3U02
22K
IU14
+1V1
ENABLE-1V8
SENSE+1V1
18773_501_100830.eps
100830
DC/DC
B03B B03B
2010-03-06
6
8204 000 8951
DC/DC
2
VFB
1 2
TRIP
DRVL
1 2
DRVH
1 2
SW
1 2
PGND
1 2
TEST
1 2
VREG5
V5FILT
1 2
VIN
GND
VBST
1 2
EN
1 2
VO
1
3U24-1 F9
5U00 C10
7U00 F1
7U01 D8 7U02-1 B6 7U02-2 C6 7U03 E3
7U04 E8
FU04 F4 FU05 B9
3U11 B6 3U14 D7 3U17 G10 3U18 G10
IU22 B13 IU23 C9
IU24 E3 IU25 F4
FU06 E8 IU01 F3
3U19 G9
IU02 F3 IU03 F1
7D 21U
I
3
G
40U
I
IU13 D7 IU14 E8
IU11 C6
3U23-2 C9 3U23-3 C9 3U23-4 C8
IU16 E5 IU17 F9
3U24-3 F9 3U24-4 F8
3U27 D5 3U28 D5
IU09 C6
9F 81
U
I
6
B
01
U
I
CU00 H7
IU07 D4
IU19 G10
IU20 G9
FU00 G13 FU01 E14
FU02 B9 FU03 C14
IU06 D3
IU21 H9
2U23 B5
2U24 B5 2U25 B12
3U24-2 F9
3U00 F1
3U01 F1 3U02 F2 3U03 F3 3U04 D3
IU15 C9
5U02 B13 5U03 A13 6U00 E8
IU08 D4
13
12V/1V8 CONVERSION
2U10 F10 2U11 F9
2U12 F11
2U14 E14 2U15 C10
2U16 C10 2U17 C9 2U18 D9
IU05 D3
3U21 G13 3U22 G2
3U23-1 C9
2U03 E2
15
A
B
2U29 G14
D
E
F
G
H
5U01 E10
3U08 G2 3U09 H3 3U10 H3
11 12
123 45
2U13 F12
678 910
3U20 F11
2U20 B14 2U21 C6 2U22 D8
15
C
2 3 456
3U05 E4
B
C
D
2U02 D4
8 910
2U04 F4 2U05 F4 2U06 F1
RES
2U19 B122U07 H3
2U08 G9 2U09 F9
1 14
11 12 13 14
E
F
G
H
2U00 D2 2U01 E3
12V/1V1 CONVERSION
7
A
1K0
GND-SIG
GND-SIG
RES
1%
3U09
FU06
1n0
2U03
FU02
GND-SIG
FU04
3U11
3R3
IU22
IU17
10R
3U28
GND-SIG
FU00
2U07
100p
RES
IU15
2U01
100n
IU02
3U18
1K01%
2u0
5U01
1u0
2U10
IU08
2 3
10u
2U04
5678
4
1
2U13
22u
7U01
SI4778DY
2U22
220p
2U15
47u
3U19
5K6
IU04
21 16
18
2 11
5
8
20
4 9
19
14
3
10
6
22 15
24 13
7
17
TPS53126PW
7U03
1
12
23
2U18
1n0
2U00
10u
+1V8
1%100R
3U21
330R
3U08
1%1K0
3U22
1%
8
4
123
SI4778DY
7U04
567
3U23-2
47R
27
3U03
22K
1u0
2U05
10K
3U01
SI4952DY
7U02-2
56
4
3
3U00
CU00
10K
22K
GND-SIG
7 8
2
1
3U10
5U00
7U02-1
SI4952DY
3u6
IU12
+1V8
10R
3U27
IU19
30R
5U02
IU20
GND-SIG
47R
3U24-3
2.0V100u
2U14
1n0
2U09
2U19
10u
RES
3U24-4
47R
IU21
2U08
100p RES
47R
3U23-3
3 6
GND-SIG
+3V3-STANDBY
IU10
1n0
2U17
FU01
RES
30R
5U03
2U06
FU03
100n
47R
3U24-1
10R
3U20
RES
7U00
1
3
2
GND-SIG
GND-SIG
BC847BW
IU13
3U17
IU03
1%
330R
+1V1
GND-SIG
2U24
10u
2U02
+1V8
2U11
1n0
1 8
100n
47R
3U23-1
3U05
3R3
FU05
+1V1
3U02
22K
IU14
3R3
3U04
IU01
3R3
3U14
3U24-2
47R
STPS2L30A
6U00
10u
2U25
+12V
+1V1
IU23
47R
45
GND-SIG
GND-SIG
3U23-4
2U12
47u
IU05
2U23
10u
IU11
RES
100n
2U29
IU06
IU18
IU24
2U16
22u
2U20
1u0
220p
2U21
IU09
IU16
IU25
IU07
GND-SIG
ENABLE-1V8
SENSE+1V1
EN 94Q552.1HE LA 10.
DC/DC
2010-Nov-19
back to
div. table
Page 95
Circuit Diagrams and PWB Layouts
18770_852_100331.eps
100331

DC/DC

B03C B03C
2010-02-19
5
8204 000 8951
DC/DC
2U41 B1
123 45
2U52 D1 2U53 D2 2U54 F2 2U55 F3
3U44 C3 3U45 C3 3U53 B6 3U56 D3 3U59 B6 3U60-1 F5 3U60-2 F4 3U60-3 E5
678 9
E
F
3
1M95 E1
E
F
A
B
optionally 1M99 is a 9 pin connector
∗
C
D
1M99 C1 1U40 E2
2U42 C2 2U43 D2
2U47 E1 2U48 F1 2U49 F1 2U50 F1 2U51 D1
2U71 D5 2U72 D1
3U41 B5 3U42 C3 3U43 C3
3U76 F2 3U80 F4 3U81 C3 3U82 C5 3U83-1 D6 3U83-2 E5
3U83-3 E5 3U83-4 C5
3U60-4 F5 3U61 E5 3U62-1 F4 3U62-2 E3 3U62-3 E4 3U62-4 E3
12
45
9
A
B
C
D
∗
FU55 C1 FU56 D1 FU57 D1 FU58 E1 FU59 E1 FU60 E1 FU61 E1 FU62 E1
3U63 F5 3U64 C2 3U65 D2 3U66 D2
2U44 D3 2U45 D3 2U46 D3
2U68 E1
3U71 D3 3U72 F3 3U73 F3 3U74 A4 3U75 A4
FU73 E5 FU74 D1 IU40 E5 IU41 D5 IU43 B5 IU44 B5 IU45 B4 IU47 B4
3U84 D2 6U40 E3 7U40-1 F4 7U40-2 E4 7U41-1 F4 7U41-2 F5
678
FU50 C1 FU51 C1 FU52 C3 FU53 C2 FU54 C2
IU62 F4 IU63 F3 IU64 C6
FU63 E1 FU64 F1 FU65 F1 FU66 F1 FU67 F1 FU68 F1
3U67 D2 3U68 B3 3U69 B3 3U70 B4
FU72 F4
IU56 C3 IU57 F6 IU61 E4
7U42 B5 7U43 B3 7U48-1 C6 7U48-2 E6 9U41 B5
IU48 E4 IU49 E3 IU50 F4 IU51 F3 IU52 F5 IU55 D3
9U42 B4 FU07 C3 FU48 C1 FU49 C1
100R
3U76
9U41
FU57
72
FU66
3U60-2
22K
3U80
4K7
IU55
1U40
3.0A 32V
T
2U44 100p
3
4
3U73
3K3
BC847BPN(COL)
7U40-2
5
FU53
RES
FU68
100R
3U67
IU56
FU62
FU58
+3V3
RES
3U63
10K
6U40
BZX384-C6V2
RES
RES10K
3U41
3U65
1K0
1K0
3U64
10n
2U47
+3V3
2
6
1
45
BC847BS(COL)
7U41-1
22K
3U60-4
1n02U45
10K
3U68
100K
3U83-2
27
IU64
100n
2U71
FU72
FU67
100pRES
3U62-1
10K
18
2U51
FU74
3 6
IU41
3 6
22K
3U60-3
10K
3U62-3
2U52
100pRES
3U43
100R
IU43
2U50
10n
+12VD
+3V3
IU52
IU63
+3V3-STANDBY
3U45
100R
1
FU48
3U83-1
100K
8
FU50
RES
9U42
1u0
2U55
IU49
RES
3U59
10K
10K
RES
3U81
10K
RES
3U61
100R
3U44
FU51
IU47
27
45
+5V
10K
3U62-2
100K
3U83-4
RES
3U69
10K
IU40
3U53
10K
FU60
1u0
2U68
2
6
1
FU55
BC847BPN(COL)
7U40-1
FU73
IU50
+3V3-STANDBY
IU62
IU51
5
3
4
+3V3-STANDBY
7U48-2
BC857BS(COL)
3U70
10K
RES
100p
2U41
FU49
FU52
FU63
3
4 5 6 7
8
9
1
10 11 12
2
10K
45
1-1735446-2
1M99
3U62-4
RES
3U74
10K
RES
3U84
100R
10n2U43
IU44
1u0
2U42
IU48
+3V3
+12V
FU64
2U72
IU45
RES 100p
RES
10K
3U75
3U83-3
100K
3 6
FU65
100p
2U48
RES
FU56
3U72
1K0
1n0
2U53
7U42 BC847BW
3U56
RES
10K
RES
3U82
1K0
FU61
FU59
2
3
4 5 6 7
8
9
1M95
1
10 11
+24V-AUDIO-POWER
1-1735446-1
2U54
10n
100R
3U71
2
6
1
+3V3-STANDBY
BC857BS(COL)
7U48-1
22K
3U60-1
8 1
RES
2U49
100p
RES
2U46 10n
GND-AUDIO
3U66
100R
5
3
4
BC847BW
7U43
BC847BS(COL)
7U41-2
IU57
+3V3-STANDBY
IU61
100R
3U42
FU07
FU54
ENABLE-3V3-5V
BL-SPI-CSn
BL-SPI-SDO
BL-SPI-CLK
BACKLIGHT-PWM_BL-VS
BACKLIGHT-BOOST
BACKLIGHT-PWM-ANA-DISP
STANDBY
MAINS-OK
LED2
LED1
POWER-OK
ENABLE-3V3n
DETECT2
ENABLE-1V8
LAMP-ON
LED-1
LED1
LED-2
LED2
18773_502_100830.eps
100830
DC/DC
B03C B03C
2010-03-08
6
8204 000 8951
DC/DC
2U41 B1
123
2U53 D2 2U54 F2 2U55 F3
3U44 C3 3U45 C3 3U53 B6 3U56 D3 3U59 B6 3U60-1 F5 3U60-2 F4 3U60-3 E5
6789
E
F
3
1M95 E1
F
A
B
optionally 1M99 is a 9 pin connector
*
C
D
1M99 C1 1U40 E2
2U42 C2 2U43 D2
2U47 E1 2U48 F1 2U49 F1
45
2U52 D1
2U72 D1 3U41 B5 3U42 C3 3U43 C3
3U76 F2 3U80 F4 3U81 C3 3U82 C5 3U83-1 D6 3U83-2 E5 3U83-3 E5 3U83-4 C5
3U60-4 F5 3U61 E5 3U62-1 F4 3U62-2 E3 3U62-3 E4 3U62-4 E3
12
45
9
A
B
E
*
FU55 C1 FU56 D1 FU57 D1 FU58 E1 FU59 E1 FU60 E1 FU61 E1 FU62 E1
3U63 F5 3U64 C2 3U65 D2 3U66 D2
2U44 D3 2U45 D3 2U46 D3
2U50 F1 2U51 D1
2U71 D5
3U72 F3 3U73 F3 3U74 A4 3U75 A4
FU73 E5 FU74 D1 IU40 E5 IU41 D5 IU43 B5 IU44 B5 IU45 B4 IU47 B4
3U84 D2 6U40 E3 7U40-1 F4 7U40-2 E4 7U41-1 F4 7U41-2 F5
678
C
D
FU51 C1 FU52 C3 FU53 C2
FU54 C2
IU62 F4 IU63 F3 IU64 C6
FU63 E1 FU64 F1 FU65 F1 FU66 F1 FU67 F1 FU68 F1
3U67 D2 3U68 B3
2U68 E1
3U71 D3
FU72 F4
IU56 C3 IU57 F6 IU61 E4
7U42 B5 7U43 B3 7U48-1 C6 7U48-2 E6 9U41 B5
IU48 E4 IU49 E3 IU50 F4 IU51 F3 IU52 F5 IU55 D3
9U42 B4 FU07 C3 FU48 C1 FU49 C1 FU50 C1
FU58
3U69 B3 3U70 B4
RES
3U63
10K
+3V3
BZX384-C6V2
6U40
10K
3U41
3U65
1K0
RES
RES
+3V3
1K0
3U64
1
10n
2U47
BC847BS(COL)
7U41-1
2
6
22K
3U60-4
45
1n02U45
100R
3U76
9U41
FU57
72
FU66
3U60-2
22K
3U80
4K7
IU55
1U40
3.0A 32VT
2U44 100p
FU74
36
IU41
22K
3U60-3
10K
3U62-3
36
RES
2U52
100p
3U43
100R
IU43
2U50
10n
+12VD
+3V3
IU52
IU63
+3V3-STANDBY
3U45
100R
3U73
3K3
5
3
4
FU53
BC847BPN(COL)
7U40-2
RES
FU68
100R
3U67
IU56
FU62
3U81
10K
100R
3U44
IU47
27
FU51
5
+5V
10K
3U62-2
100K
3U83-4
4
RES
3U69
10K
IU40
3U53
10K
FU60
1u0
2U68
6
1
FU55
BC847BPN(COL)
7U40-1
2
IU50
10K
3U68
100K
3U83-2
2
7
IU64
2U71
100n
FU72
FU67
100pRES
3U62-1
10K
18
2U51
RES
100p
2U41
FU49
FU52
FU63
12
2 3 4 5 6 7 8 9
1
10 11
3U62-4
10K
45
1-1735446-2
1M99
RES
3U74
10K
RES
3U84
100R
81
FU48
FU50
3U83-1
100K
RES
9U42
RES
1u0
2U55
IU49
RES
3U59
10K
3U61
10K
+3V3
+12V
RES
IU45
FU64
2U72
10K
3U75
RES 100p
36
RES
3U83-3
100K
FU65
FU56
100p
2U48
RES
1K0
1n0
2U53
3U72
RES
7U42 BC847BW
10K
3U56
1K0
FU59
RES
3U82
FU61
+3V3-STANDBY
FU73
IU62
IU51
5
3
4
+3V3-STANDBY
7U48-2
BC857BS(COL)
3U70
10K
6
1
BC857BS(COL)
7U48-1
2
81
+3V3-STANDBY
RES
2U49
22K
3U60-1
100p
2U46 10n
3U66
100R
RES
GND-AUDIO
4
BC847BW
7U43
7U41-2
5
3
IU57
+3V3-STANDBY
BC847BS(COL)
IU61
100R
3U42
FU07
2U43
FU54
10n
IU44
1u0
2U42
IU48
6 7 8 9
1M95
1
10 11
2 3 4 5
1-1735446-1
2U54
10n
+24V-AUDIO-POWER
100R
3U71
ENABLE-3V3-5V
BL-SPI-CSn
BL-SPI-SDO
BL-SPI-CLK
BACKLIGHT-PWM_BL-VS
BACKLIGHT-BOOST
BACKLIGHT-PWM-ANA-DISP
STANDBY
MAINS-OK
LED2
LED1
POWER-OK
ENABLE-3V3n
DETECT2
ENABLE-1V8
LAMP-ON
LED-1
LED1
LED-2
LED2
EN 95Q552.1HE LA 10.
DC/DC
2010-Nov-19
back to
div. table
Page 96
Circuit Diagrams and PWB Layouts
18770_853_100331.eps
100118

DC/DC

B03D B03D
2010-02-19
5
8204 000 8951
DC/DC
OUTIN
INH BP
COM
NCNC
A
REF
K
COM
OUT
IN
7UC0 A8
IUB2 C2
CUA0 B9 FUA0 A2
IUB3 C3 IUB4 D3 IUB5 C2 IUB6 B3
IUA1 A4 IUA2 B5
IUA5 C6 IUA6 E5
3UB7-2 D2
NOT FOR 5000 SERIES
*
3UB7-3 D2 3UB7-4 C2
5UA0 E8
IUA7 C4 IUA8 D5 IUA9 B6
7UA4 E5 7UA5 E8
IUB0 F6 IUB1 E8
7UA7-2 D2
3UA8 B5
*
∗
FUA1 A7 FUA2 D5 FUA3 D7 FUA4 B9 IU26 C3 IU29 E2 IU30 F3
3UB6-1 C2 3UB6-2 C2
IUA3 A6 IUA4 A6
3UB7-1 D3
3U15-4 D8
RESERVED
3U16-1 C9 3U16-2 C9 3U16-3 D9 3U16-4 D9 3U25-1 E3 3U25-2 E3 3U25-3 E2 3U25-4 E2 3U26-1 F3 3U26-2 F3 3U26-3 F3 3U26-4 F3
7U06-1 F2 7U06-2 F1 7UA0 B2 7UA1-1 A5 7UA1-2 C5 7UA2 A6 7UA3 C6
3UA3 B4 3UA4 A4
7UA6 C3 7UA7-1 C3
3UA7 B6
C
∗
∗
2UA5 B6 2UA6 B7 2UA7 D4 2UA8 D5 2UA9 D5 2UB0 C7 2UB1 D6
3UA9 D5 3UB0 D6
3UB1 E6 3UB2 E6 3UB3 F6 3UB4 F5 3UB5 F5
3U12 C3 3U13 C3
3UB6-3 C2 3UB6-4 C2
3U15-3 D8
2UA4 A7
123 45678
3U29-1 E3 3U29-2 E3 3U29-3 E3 3U29-4 F3 3UA0 A2 3UA1 A3 3UA2 B3
7 8
3UA5 A6 3UA6 B5
B
F
A
B
2 3 456
D
9
A
E
C
D
2UB2 D7 2UB3 F6 2UB4 F6 2UB5 F8 2UB6 F8 2UB7 F7 2UB8 D2
F
2UA0 A5
3U15-1 C8 3U15-2 C8
2UA3 B5
E
2UA1 A4 2UA2 B5
RESERVED
IUA2
9
1
IUA7
3 6
FUA4
27
3UB7-3
470R
100R
3U16-2
100n
2UA1
3UA5
22R
1K0
3UB4
PHD38N02LT
7UA2
2
1
3
27
3UB6-2
1K0
3UB2
4K7
IUB0
330p
2UA8
+1V8
IUA3
2K2
3UA0
100n
2UA7
2UB3
22n
2UA0
100n
+2V5-REF
+5V
1n0
2UA9
+5V-TUN
3U16-3
3 6
1 8
100R
+3V3
100R
3U16-1
470R
3U29-4
RES
45
1%3K3
3UA2
IUB3
IUB2
1u0
2UB6
3U13
330R
1%
5
6
7
84
LM833
7UA1-2
LM833
7UA1-1
3
2
1
84
27
470R
3UB7-2
RES
3 6
100n
2UB5
1
100K
3U25-3
RES
3U25-1
100K
8
100K
3U25-2
RES
27
5
IUA6
3UB6-4
1K0
4
47K
3UA3
IUB4
45
+5V
+5V-TUN
+1V2
3U15-4
100R
+5V5-TUN
FUA0
2UB1
1u0
45
+12V
RES
RES
3U26-4
470R
+3V3
IUB5
2UB7
1u0
4
2
1
3
5
3 6
7UA5
LDS3985M50
1K0
3UB6-3
27
+3V3
+5V
1 8
3U15-2
100R
3U15-1
100R
7UA3
PHD38N02LT
7UA6
BC817-25W
+3V3
2UA5
1u0
3
AK
1
R
2
+2V5
TS2431
7UA0
4K7
3UB3
1 8
+12V
1 8
470R
3UB7-1
+12V
+12V
1K0
3UB6-1
IUB6
FUA2
1%3K3
3UA1
2UA3
1n0
3U29-3
3 6
5UA0
30R
27
470R
RES
8
470R
3U29-2
RES
3U29-1
470R
1
RES
470R
3 6
RES
IUA4
3U26-3
IU29
2UA4
1u0
7U06-2
BC847BS(COL)
RES
5
3
4
RES
2
6
1
45
BC847BS(COL)
7U06-1
+3V3
RES
3U25-4
100K
3U12
330R
1%
2UA2
330p
+2V5-REF
1K0
3UA6
5
1u0
2UB2
3UB7-4
470R
4
3UA8
22K
3UA9
1K0
FUA3
+5V5-TUN
FUA1
45
5
3
4
100R
3U16-4
BC847BS(COL)
7UA7-2
RES
2UB4
330p
22u
2UB8
+2V5-REF
IUA1
IUA9
3U26-2
470R
27
+12V
22R
3UB0
RES
2
6
1
7UA7-1
BC847BS(COL)
1u0
2UB0
7UC0 LF25ABDT
2
1 3
3U15-3
100R
3 6
3U26-1 RES
1 8
470R
1K0
3UA7
IU30
3UA4
1K0
+2V5-LVDS
1u0
2UA6
3UB1
1K0
CUA0
IUA5
100K
3UB5
IUB1
IUA8
12
4
TS431AILT
7UA4
5 3
ENABLE-1V8
IU26
SENSE+1V2
18773_503_100830.eps
100830
DC/DC
B03D B03D
2010-03-08
6
8204 000 8951
DC/DC
OUT
IN
INH BP
COM
COM
OUT
IN
NC
NC
A
REF
K
CUA0 B9 FUA0 A2
IUB3 C3 IUB4 D3 IUB5 C2 IUB6 B3
IUA1 A4 IUA2 B5
*
3UB7-3 D2 3UB7-4 C2
5UA0 E8
IUA7 C4 IUA8 D5 IUA9 B6
7UA4 E5
7UC0 A8
IUB2 C2
FUA1 A7 FUA2 D5 FUA3 D7 FUA4 B9 IU26 C3 IU29 E2 IU30 F3
3UB6-1 C2
IUA5 C6 IUA6 E5
3UB7-2 D2
NOT FOR 5000 SERIES
3U26-1 F3 3U26-2 F3 3U26-3 F3 3U26-4 F3
7U06-1 F2 7U06-2 F1 7UA0 B2 7UA1-1 A5 7UA1-2 C5 7UA2 A6 7UA3 C6
3UA3 B4
7UA5 E8
IUB0 F6 IUB1 E8
7UA7-2 D2
3UA8 B5
*
*
2UA8 D5 2UA9 D5 2UB0 C7 2UB1 D6
3UA9 D5 3UB0 D6 3UB1 E6 3UB2 E6 3UB3 F6 3UB4 F5 3UB5 F5
3U12 C3
3UB6-2 C2
IUA3 A6 IUA4 A6
3UB7-1 D3
3U15-4 D8
RESERVED
3U16-1 C9 3U16-2 C9 3U16-3 D9 3U16-4 D9 3U25-1 E3 3U25-2 E3 3U25-3 E2 3U25-4 E2
5678
3U29-1 E3 3U29-2 E3 3U29-3 E3 3U29-4 F3 3UA0 A2 3UA1 A3 3UA2 B3
7
3UA4 A4
7UA6 C3 7UA7-1 C3
3UA7 B6
C
*
*
2UA5 B6 2UA6 B7 2UA7 D4
A
E
C
D
2UB2 D7 2UB3 F6 2UB4 F6 2UB5 F8 2UB6 F8 2UB7 F7 2UB8 D2
F
3U13 C3
3UB6-3 C2 3UB6-4 C2
3U15-3 D8
2UA4 A7
123 4
3U15-2 C8
2UA3 B5
E
2UA1 A4 2UA2 B5
RESERVED
9
1 8
3UA5 A6
3UA6 B5
B
F
A
B
2 3 456
D
9
3UB6-2
1K0
27
2UA0 A5
3U15-1 C8
IUB0
3UB2
4K7
330p
2UA8
IUA3
+1V8
2K2
3UA0
100n
2UA7
100n
2UB3
22n
+5V
2UA0
+2V5-REF
1n0
2UA9
3 6
+5V-TUN
100R
3U16-3
IUA2
IUA7
3 6
FUA4
27
3UB7-3
470R
100R
3U16-2
1u0
2UB6
3U13
330R
1%
5
6
7
84
LM833
7UA1-2
LM833
7UA1-1
3
2
1
84
27
470R
3UB7-2
RES
3 6
100n
2UB5
8 1
100K
3U25-3
RES
3U25-1
100K 100K
3U25-2
RES
27
45
IUA6
3UB6-4
1K0
3UA3
47K
+1V2
IUB4
45
+5V
+5V-TUN
3U15-4
100R
+5V5-TUN
FUA0
100n
2UA1
3UA5
22R
1K0
3UB4
PHD38N02LT
7UA2
2
1
3
2
1
3
5
7UA5
LDS3985M50
4
3UB6-3
3 6
+5V
1K0
3U15-2
100R
27
+3V3
100R
1 8
3U15-1
7UA3
PHD38N02LT
+3V3
7UA6
BC817-25W
2UA5
1u0
2
+2V5
TS2431
7UA0
3
AK
1
R
+12V
4K7
3UB3
470R
3UB7-1
1 8
1K0
3UB6-1
1 8
IUB6
+12V
+12V
1 8
FUA2
+3V3
100R
3U16-1
3U29-4
RES
45
3K3
3UA2
470R
1%
IUB2
IUB3
RES
470R
3 6
IUA4
3U26-3
IU29
2UA4
1u0
7U06-2
BC847BS(COL)
RES
5
3
4
RES
2
6
1
100K
45
BC847BS(COL)
7U06-1
+3V3
RES
3U25-4
3U12
330R
1%
2UA2
330p
3UA6
+2V5-REF
1K0
45
1u0
2UB2
3UB7-4
470R
3UA8
22K
3UA9
1K0
FUA3
+5V5-TUN
FUA1
45
5
3
4
100R
3U16-4
BC847BS(COL)
7UA7-2
RES
2UB4
330p
RES
2UB1
1u0
470R
45
+12V
RES
3U26-4
+3V3
IUB5
2UB7
1u0
7UA7-1
BC847BS(COL)
2
6
1
1u0
2UB0
2
1 3
3 6
7UC0 LF25ABDT
RES
1 8
3U15-3
100R
470R
3U26-1
1K0
3UA7
IU30
+2V5-LVDS
3UA4
1K0
1u0
2UA6
3UB1
1K0
CUA0
IUA5
100K
3UB5
IUA8
IUB1
TS431AILT
7UA4
5 3
12
4
IU26
1%3K3
3UA1
2UA3
1n0
6
5UA0
30R
RES3U29-3
3
470R
3U29-2
RES
27
470R
3U29-1
470R
1 8
+2V5-REF
RES
IUA1
22u
2UB8
IUA9
470R
27
+12V
RES
3U26-2
ENABLE-1V8
22R
3UB0
SENSE+1V2
EN 96Q552.1HE LA 10.
DC/DC
2010-Nov-19
back to
div. table
Page 97
Circuit Diagrams and PWB Layouts
18770_854_100331.eps
100331

DC/DC

B03E B03E
2010-02-19
5
8204 000 8951
DC/DC
COM
OUTIN
GND
VIN
HS
P
A
INH
SYNC
SW
VFB
A
SW
COM
OUT
IN
GND
VIN
HS
P
A
INH
SYNC
SW
VFB
A
SW
VIA
VIA
2UE8 F5 2UE9 B8
3U06 B8 3U07 D8 3UD0 B5
2UD6 B6 2UD7 B6 2UD8 C2 2UD9 C2
F
2UD5 B5
(∗)
2UD2 A3 2UD3 B3
2UE4 D6 2UE5 E4 2UE6 E6 2UE7 F4
∗
2 3 4567
3UD1 B5
A
B
1
FOR 5000 SERIES ONLY
E
IUD2 D5 IUD3 A5 IUD4 C5 IUD5 E4 IUD6 B6 IUD7 A5
2UE1 D5 2UE2 D6 2UE3 D6
2UE0 C3
C
D
E
∗
2UD4 B5
7UD3 F5 FUD2 C5 FUD3 A7 IU27 B8
IUD1 C2
3UD2 B6 3UD3 D5 3UD4 D5
8
3 4567
3UD5 D5
NOT FOR 5000 SERIES
7U05-1 B7 7U05-2 D7 7UD0-1 A4 7UD0-2 B4 7UD1-1 C4 7UD1-2 D4
∗
F
2U27 B8 2U28 D8 2UD0 A2 2UD1 A2
7UD2 E5
IU28 D8 IUD0 A2
12
(∗∗)
8
A
B
C
D
5UD0 A2 5UD1 A5 5UD2 C5 5UD3 C2 6UD0 A6 6UD1 E4
10u
2UD1
22u
2UD5
IUD6
22u
2UE3
30R
5UD0
LD1117DT33
7UD3
1
3 2
+3V3
2UD7
4n7
3u6
5UD1
IU27
IU28
2
6
1
FUD3
RES
7U05-1
BC847BS(COL)
6
10u
2UE0
4
9
2
8
7
3
5
1
7UD1-1
ST1S10PH
1%
68K
3UD0
IUD0
1% 100K
3UD3
7U05-2
BC847BS(COL)
5
3
4
+3V3
RES
100n
2U27RES
10u
2UD8
+2V5
LD1117DT25
7UD2
1
3 2
100n
2UE7
+5V
RES 2UE9
22u
5UD2
3u6
1M0
3UD4
16V22u
2UE8
IUD5
3U07
10K
3UD2
120K
RES
33K
3UD5
+1V1
1%
10K
3U06
2UE4
RES
IUD2
16V220u
100n
15
2UE5
7UD0-2
ST1S10PH
10
11
12
13
14
10
11
12
13
14 15
+5V5-TUN
ST1S10PH
7UD1-2
2UD2
10u
IUD3
4
928
7
3
5
1
6
ST1S10PH
7UD0-1
RES
2UD3
1n0
2UD0
10u
+12V
+12V
2UD9
10u
SS36
6UD0
2UE1
4n7
IUD7
RES
2U28
100n
2UD6
220u 16V
+5V
+1V1
16V
2UE6
22u
1%
3UD1
33K
FUD2
2UE2
22u
6UD1
S1D
5UD3
30R
IUD4
IUD1
2UD4
22u
ENABLE-3V3-5V
ENABLE-3V3-5V
18773_504_100830.eps
100830
DC/DC
B03E B03E
2010-03-08
6
8204 000 8951
DC/DC
COM
OUT
IN
GND
VIN
HS
P
A
INH
SYNC
SW
VFB
A
SW
COM
OUTIN
GND
VIN
HS
P
A
INH
SYNC
SW
VFB
A
SW
VIA
VIA
2UD5 B5
2 3 4567
3UD1 B5
A
B
2UE8 F5 2UE9 B8
3U06 B8 3U07 D8 3UD0 B5
2UD6 B6 2UD7 B6 2UD8 C2 2UD9 C2
F
2UE1 D5 2UE2 D6 2UE3 D6
2UE0 C3
C
D
(*)
2UD2 A3 2UD3 B3
2UE4 D6 2UE5 E4 2UE6 E6 2UE7 F4
*
3UD2 B6 3UD3 D5 3UD4 D5
8
3 456
1
FOR 5000 SERIES ONLY
E
IUD2 D5 IUD3 A5 IUD4 C5 IUD5 E4 IUD6 B6 IUD7 A5
*
E
*
2UD4 B5
7UD3 F5 FUD2 C5 FUD3 A7 IU27 B8
IUD1 C2
2
(**)
8
A
B
C
D
5UD0 A2
7
3UD5 D5
NOT FOR 5000 SERIES
7U05-1 B7 7U05-2 D7 7UD0-1 A4 7UD0-2 B4 7UD1-1 C4 7UD1-2 D4
5UD1 A5 5UD2 C5 5UD3 C2 6UD0 A6 6UD1 E4
F
2U27 B8 2U28 D8 2UD0 A2 2UD1 A2
7UD2 E5
IU28 D8 IUD0 A2
1
3u6
5UD1
IU27
IU28
BC847BS(COL)
2
6
1
FUD3
RES
7U05-1
3
1
6
10u
2UE0
4
9
2
8
7
5
7UD1-1
ST1S10PH
1%
68K
3UD0
IUD0
3
4
1% 100K
3UD3
7U05-2
BC847BS(COL)
5
+3V3
RES
100n
2U27
+2V5
RES
10u
2UD8
LD1117DT25
7UD2
1
3 2
100n
2UE7
10u
2UD1
22u
2UD5
22u
2UE3
IUD6
RES 2UE9
22u
3UD4
5UD2
3u6
1M0
16V22u
2UE8
IUD5
RES3U07
10K
3UD2
120K
33K
3UD5
+1V1
1%
RES
10K
3U06
16V220u
2UE4
IUD2
2UE5
100n
12
13
14 15
7UD0-2
ST1S10PH
10
11
10
11
12
13
14 15
+5V5-TUN
ST1S10PH
7UD1-2
2UD2
10u
1
6
IUD3
4
928
7
3
5
ST1S10PH
7UD0-1
30R
5UD0
7UD3
1
3 2
+3V3
LD1117DT33
2UD7
4n7
+12V
2UD9
10u
SS36
6UD0
IUD7
2UE1
4n7
100n
+5V
+1V1
RES
2U28
2UD6
220u 16V
2UE6
22u 16V
33K
FUD2
1%
3UD1
2UE2
22u
6UD1
S1D
IUD4
5UD3
30R
IUD1
+5V
2UD4
22u
2UD3
1n0RES
10u
+12V
2UD0
ENABLE-3V3-5V
ENABLE-3V3-5V
EN 97Q552.1HE LA 10.
DC/DC
2010-Nov-19
back to
div. table
Page 98

Temp Sensor + AmbiLight

18773_505_100830.eps
100830
Temp Sensor + AmbiLight
B03F B03F
2010-03-08
6
8204 000 8951
DC/DC
156
7
3 47
B
A
562 3
E
C
5UM0 A3
B
1
C
D
1UM0 A4
FUM0 A5
2
5UM1 A3
E
A
4
IUM0 A4
D
FUM0
T63V
+3V3
1.0A
1UM0
+5V
30R
5UM0
RES
IUM0
5UM1
30R
V-AMBI
Circuit Diagrams and PWB Layouts
EN 98Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 99

Fan Control

18773_506_100830.eps
100830
Fan-Control
B03G B03G
2010-03-08
6
8204 000 8951
DC/DC
8 9
A
B
IUS3 A5 IUS4 B5 IUS5 C5 IUS6 A6
IUS8 B6
7US1-3 C5 7US1-4 D5 7US2 A6 7US3 B6 9US0 D4 IUS0 D5
B
C
D
E
F
IUS9 B6 IUT1 A4 IUT2 B4
D
E
F
2US3 A7
3US2 A3 3US3 B3
3US7 A4
532
IUS7 B7
7
123 456
A
C
7 8 9
1
3US5-2 A6 3US5-3 A5 3US5-4 B5 3US6 C6
4
3US9 B6 7US1-1 A5 7US1-2 B5
3US4-1 A4 3US4-2 D4 3US4-3 C4 3US4-4 C5 3US5-1 B6
6
11
10
13
3
12
9
8
14
3
12
LM339P
7US1-2
7US1-1 LM339P
IUT1
IUT2
3US5-4
10K
54
3US4-2
10K
27
+12V
47R
3US6
7US3
BC807-25W
+3V3
+12V
IUS8
IUS9
5
4
2
312
+12V
7US1-3 LM339P
6
1
312
IUS6
LM339P
7US1-4
7
1 8
IUS0
3US4-1
10K
IUS4
+12V
+3V3
+3V3
3US3
K01K01
3US2
+12V
100n
2US3
6
IUS5
+12V
3US4-3
10K
3
1K0
3US7
+12V
IUS3
45
+12V
81
10K
3US4-4
10K
3US5-1
IUS7
+12V
BC807-25W
7US2
3US5-3
10K
6 3
27
10K
3US5-2
RES
22R
3US9
TACHO
FAN-CTRL1
FAN-CTRL2
9US0
FAN-DRV
TACH02
TACH01
Circuit Diagrams and PWB Layouts
EN 99Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Page 100

Vdisp Switch

18773_507_100830.eps
100830
VDisp-Switch
B03H B03H
2010-03-08
6
8204 000 8951
DC/DC / CLASS D
3
3UU0-1 C4
IUU6 D6
3UU1 C4
C
IUU0 C3
IUU3 C6
6
9UU0-1 A4
7
3UU3-2 C5
C
7UU3 C6
6
7UU2-2 C3
FUU0 A5
9UU0-3 A4
3UU0-2 C4
7
1
A
BB
IUU5 C7
7UU1 B5
IUU1 C4
A
1
E
3UU3-4 C7
D
9UU0-2 A4
9UU1-4 A4
9UU1-2 A4
E
3UU3-3 C6
9UU1-3 A4
2UU0 C6
2 3
3UU0-3 C2
3UU3-1 C4
9UU0-4 A4
D
5
IUU4 C6
7UU0 B4
IUU2 C5
2UU1 C4
7UU2-1 C3
3UU2 D6
9UU1-1 A4
VDISP-SWITCH
2
4
4
9UU1-2
RES
2
7
5
RES
9UU1-3
3
6
9UU0-4
RES
45
27
RES
9UU0-3
3 6
8 1
9UU0-2
RES
2
47K
3UU0-1
3UU0-2
47K
7
3UU3-1
8 1
IUU0
5
RES47K
47K
3UU3-4
4
3UU3-3
47K
6 3
RES
47K
27
RES
9UU0-1
1 8
RES
3UU3-2
+12VD
RES
7UU0
+3V3
SI4835DDY
RES
3UU2
4K7
9UU1-4
RES
4
5
RES
IUU1
IUU3
IUU6
7UU1
SI3441BDV
IUU5IUU4
IUU2
2UU1
1u0
FUU0
+VDISP-INT
2
BC847BW
7UU3
1
3
100n
2UU0
+3V3
RES
+3V3-STANDBY
3UU1
47R
5
3
4
2
6
1
7UU2-2
PUMD12
6
PUMD12
7UU2-1
47K
3UU0-3
3
RES
9UU1-1
1
8
LCD-PWR-ONn
Circuit Diagrams and PWB Layouts
EN 100Q552.1HE LA 10.
2010-Nov-19
back to
div. table
Loading...