OKI MSM518221-30GS-K, MSM518221-25JS, MSM518221-40ZS, MSM518221-30ZS, MSM518221-40GS-K Datasheet
...
E2L0032-17-Y1
¡ Semiconductor MSM518221
¡ Semiconductor
This version: Jan. 1998
Previous version: Dec. 1996
MSM518221
262,214-Word ¥ 8-Bit Field Memory
DESCRIPTION
The OKI MSM518221 is a high performance 2-Mbit, 256K ¥ 8-bit, Field Memory. It is designed for
high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies
and Multi-media systems. The 2-Mbit capacity fits one field of a conventional NTSC TV screen.
Each of the 8-bit planes has separate serial write and read ports. These employ independent control
clocks to support asynchronous read and write operations. Different clock rates are also supported,
which allow alternate data rates between write and read data streams.
The MSM518221 provides high speed FIFO, First-In First-Out, operation without external refreshing:
it refreshes its DRAM storage cells automatically, so that it appears fully static to the users.
Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial
access operation, so that serial read and/or write control clock can be halted high or low for any
duration as long as the power is on. Internal conflicts of memory access and refreshing operations
are prevented by special arbitration logic.
The MSM518221's function is simple, and similar to a digital delay device whose delay-bit-length is
easily set by reset timing. The delay length, and the number of read delay clocks between write and
read, is determined by externally controlled write and read reset timings.
Additional SRAM serial registers, or line buffers for the initial access of 256 ¥ 8-bit enable high speed
first-bit-access with no clock delay just after the write or read reset timings.
The MSM518221 is similar in operation and functionality to OKI 1-Mbit Field Memory MSM514221B.
It has a write mask function or input enable function (IE), and read-data skipping function or output
enable function (OE). The differences between write enable (WE) and input enable (IE), and between
read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address
increments, but IE and OE cannot stop the increment, when write/read clocking is continuously
applied to MSM518221. The input enable (IE) function allows the user to write into selected locations
of the memory only, leaving the rest of the memory contents unchanged. This facilitates data
processing to display a "picture in picture" on a TV screen.
1/16
¡ Semiconductor MSM518221
FEATURES
• Single power supply : 5 V ±10%
• 512 Rows ¥ 512 Columns ¥ 8 bits
• Fast FIFO (First-In First-Out) operation
• High speed asynchronous serial access
Read/write cycle time 25 ns/30 ns/40 ns
Access time 25 ns/25 ns/30 ns
• Functional compatibility with OKI MSM514221B
• Write mask function (Input enable control)
• Data skipping function (Output enable control)
• Self refresh (No refresh control is required)
• Package options :
28-pin 400 mil plastic ZIP (ZIP28-P-400-1.27) (Product : MSM518221-xxZS)
28-pin 400 mil plastic SOJ (SOJ28-P-400-1.27) (Product : MSM518221-xxJS)
28-pin 430 mil plastic SOP (SOP28-P-430-1.27-K) (Product : MSM518221-xxGS-K)
xx indicates speed rank.
PRODUCT FAMILY
Family Access Time (Max.) Cycle Time (Min.) Package
MSM518221-25ZS 25 ns25 ns
MSM518221-30ZS 30 ns25 ns 400 mil 28-pin ZIP
MSM518221-40ZS 40 ns30 ns
MSM518221-25JS
MSM518221-30JS 30 ns25 ns 400 mil 28-pin SOJ
MSM518221-40JS 40 ns30 ns
MSM518221-30GS-K 30 ns25 ns
MSM518221-40GS-K 40 ns30 ns
25 ns25 ns
430 mil 28-pin SOP
2/16
¡ Semiconductor MSM518221
PIN CONFIGURATION (TOP VIEW)
WE
D
IN
D
IN
V
DIN5
D
IN
SWCK
NC
OE
D
OUT
D
OUT
D
OUT
D
OUT
RSTR
1
3
0
2
5
7
CC
9
7
11
13
15
17
6
19
4
21
3
23
1
25
27
10
12
14
16
18
20
22
24
26
28
2
4
6
8
IE
DIN1
3
D
IN
4
D
IN
6
D
IN
RSTW
NC
RE
D
OUT
D
OUT
V
SS
D
OUT
D
OUT
SRCK
7
5
2
0
1
DIN4
2
5
D
IN
3
D
6
IN
7
4
D
IN
RSTW
5
623
SWCK
722
NC
821
RE
OE
9
7
D
10
OUT
6
D
11
OUT
5
D
12
OUT
D
4
13
OUT
14 15
V
SS
28
27
26
25
24
20
19
18
17
16
V
DIN3
D
D
D
IE
WE
NC
SRCK
RSTR
D
D
D
D
28-Pin Plastic SOJ 28-Pin Plastic SOP
CC
IN
IN
IN
OUT
OUT
OUT
OUT
D
1
4
IN
2
5
D
2
1
0
IN
D
IN
D
IN
RSTW
SWCK
6
3
7
4
5
6
NC
8
RE
OE
9
7
D
10
OUT
0
1
2
3
6
D
11
OUT
5
D
12
OUT
4
D
13
OUT
14 15
V
SS
28
27
26
25
24
23
227
21
20
19
18
17
16
V
CC
DIN3
D
IN
D
IN
D
IN
IE
WE
NC
SRCK
RSTR
D
OUT
D
OUT
D
OUT
D
OUT
2
1
0
0
1
2
3
28-Pin Plastic ZIP
Pin Name Function
SWCK
SRCK
RSTW
RSTR
D
IN
D
OUT
WE
RE
IE
OE
0 - 7
V
CC
V
SS
0 - 7
Serial Write Clock
Serial Read Clock
Write Enable
Read Enable
Input Enable
Output Enable
Write Reset Clock
Read Reset Clock
Data Input
Data Output
Power Supply (5 V)
Ground (0 V)
NC No Connection
3/16
D
(¥ 8)
OUT
OE
RE
RSTR SRCK
BLOCK DIAGRAM
¡ Semiconductor MSM518221
Data-out
Buffer (¥ 8)
71 Word
Sub-Register (¥ 8)
71 Word
Sub-Register (¥ 8)
Data-in
Buffer (¥ 8)
Serial
Read
Controller
512 Word Serial Read Register (¥ 8)
Read Line Buffer
Low-Half (¥ 8)
Read Line Buffer
High-Half (¥ 8)
256 (¥ 8)
256K (¥ 8)
Memory
Array
256 (¥ 8)
Write Line Buffer
Low-Half (¥ 8)
Write Line Buffer
High-Half (¥ 8)
512 Word Serial Write Register (¥ 8)
Serial
Write
Controller
256 (¥ 8)
256 (¥ 8)
X
Decoder
Read/Write
and Refresh
Controller
Clock
Oscillator
V
Generator
BB
4/16
D
IN
(¥ 8)
IE WE RSTW SWCK
¡ Semiconductor MSM518221
OPERATION
Write Operation
The write operation is controlled by three clocks, SWCK, RSTW, and WE. Write operation is
accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation
or RSTW.
Each write operation, which begins after RSTW, must contain at least 80 active write cycles, i.e.
SWCK cycles while WE is high. To transfer the last data to the DRAM array, which at that time
is stored in the serial data registers attached to the DRAM array, an RSTW operation is required
after the last SWCK cycle.
Write Reset : RSTW
The first positive transition of SWCK after RSTW becomes high resets the write address counters to
zero. RSTW setup and hold times are referenced to the rising edge of SWCK. Because the write reset
function is solely controlled by the SWCK rising edge after the high level of RSTW, the states of WE
and IE are ignored in the write reset cycle.
Before RSTW may be brought high again for a further reset operation, it must be low for at least two
SWCK cycles.
Data Inputs : DIN0 - 7
Write Clock : SWCK
The SWCK latches the input data on chip when WE is high, and also increments the internal write
address pointer. Data-in setup time tDS, and hold time tDH are referenced to the rising edge of SWCK.
Write Enable : WE
WE is used for data write enable/disable control. WE high level enables the input, and WE low level
disables the input and holds the internal write address pointer. There are no WE disable time (low)
and WE enable time (high) restrictions, because the MSM518221 is in fully static operation as long
as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK.
Input Enable : IE
IE is used to enable/disable writing into memory. IE high level enables writing. The internal write
address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup
and hold times are referenced to the rising edge of SWCK.
5/16
Loading...