Through simple logic control, the DS7831/DS8832 can be
used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party
line (bus-organized) systems. The DS8832 does not have
the V
clamp diodes found on the DS7831.
CC
The DS7831 is specified for operation over the −55˚C to
+125˚C military temperature range. The DS8832 is specified
for operation over the 0˚C to +70˚C temperature range.
Connection and Logic Diagram
Dual-In-Line Package
Order Number DS8832J or DS8832N
See NS Package Number J16A or N16A
For Complete Military 883 Specificatons,
Order Number DS7831J/883, DS7831W/883,
See RETS Data Sheet.
See NS Package Number J16A or W16A
Features
n Series 54/74 compatible
n 17 ns propagation delay
n Very low output impedance —high drive capability
n 40 mA sink and source currents
n Gating control to allow either single-ended or differential
operation
n High impedance output state which allows many outputs
to be connected to a common bus line
DS005800-1
Top View
TRI-STATE®is a registered trademarkof National Semiconductor Corp.
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage7V
Input Voltage5.5V
Output Voltage5.5V
Storage Temperature Range−65˚C to +150˚C
Lead Temperature (Soldering, 4 sec.)260˚C
Max, (Note 5)−40 −100−120mA
Max in TRI-STATE6590mA
=
5.0V, T
5.0V,I
A
25˚C, I
OUT
I
OUT
IN
IN
=
−12 mA−1.5V
IN
=
−12 mADS7831−1.5V
=
12 mADS7831V
=
−40 mA1.82.3V
O
=
−2 mA2.42.7V
O
=
−40 mA1.82.5V
O
=
I
−5.2 mA2.42.9V
O
=
40 mA0.290.50V
O
=
32 mA0.40V
O
=
40 mA0.290.50V
O
=
I
32 mA0.40V
O
=
5.5V1mA
=
2.4V40µA
+ 1.5V
CC
Switching Characteristics
=
T
25˚C, V
A
SymbolParameterConditionsMinTypMaxUnits
t
pd0
t
pd1
t
1H
t
0H
=
5V, unless otherwise noted
CC
Propagation Delay to a Logical “0”
from Inputs A1, A2, B1, B21325ns
Differential Single-ended Mode
Control to Outputs
Propagation Delay to a Logical “1”
from Inputs A1, A2, B1, B21325ns
Differential Single-ended Mode
Control to Outputs
Delay from Disable Inputs to High
Impedance State (from Logical “1”(See
Figure 4
and
Figure 5
)612ns
Level)
Delay from Disable Inputs to High
Impedance State (from Logical “0” Level)
1422ns
www.national.com3
Switching Characteristics (Continued)
=
T
25˚C, V
A
SymbolParameterConditionsMinTypMaxUnits
t
H1
t
H0
Note 2: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. Except for “Operating TemperatureRange” they
are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” provides conditions for actual device operation.
Note 3: Unless otherwise specified min/max limits apply across the −55˚C to +125˚C temperature range for the DS7831 and across the 0˚C to +70˚C range for the
DS8832. All typical values are for T
Note 4: All currents into device pins shown as positive, out of device pins as negative, all voltage referenced to ground unless otherwise noted. All values shown
as max or min on absolute value basis.
Note 5: Applies for T
=
5V, unless otherwise noted
CC
Propagation Delay from Disable Inputs
to Logical “1” Level (from High1422ns
Impedance State)
Propagation Delay from Disable Inputs
to Logical “0” Level (from High1827ns
Impedance State)
=
25˚C and V
A
=
125˚C only. Only one output should be shorted at a time.
A
=
5V.
CC
Mode of Operation
To operate as a quad single-ended line driver apply logical
“0”s to the output disable pins (to keep the outputs in the normal low impedance mode) and apply logical “0”s to both
Differential/Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion
will occur between inputs and outputs.
To operate as a dual differential line driver apply logical “0”s
to the Output Disable pins and apply at least one logical “1”
to the Differential/Single-ended Mode Control inputs.
The inputs to the A channels should be connected together
and the inputs to the B channels should be connected together.
In this mode the signals applied to the resulting inputs will
pass non-inverted on the A
the A
and B1outputs.
1
and B2outputs and inverted on
2
When operating in a bus-organized system with outputs tied
directly to outputs of other DS7831, DS8832’s (
Figure 1
), all
devices except one must be placed in the “high impedance”
state. This is accomplished by ensuring that a logical “1” is
applied to at least one of the Output Disable pins of each device which is to be in the “high impedance” state.A NOR gate
was purposely chosen for this function since it is possible
with only two DM5442/DM7442, BCD-to-decimal decoders,
to decode as many as 100 DS7831, DS8832’s (
Figure 2
The unique device whose Disable inputs receive two logical
“0” levels assumes the normal low impedance output state,
providing good capacitive drive capability and waveform integrity especially during the transition from the logical “0” to
logical ”1” state. The other outputs— in the high impedance
state— take only a small amount of leakage current from the
low impedance outputs. Since the logical “1” output current
from the selected device is 100 times that of a conventional
Series 54/74 device (40 mA vs. 400 µA), the output is easily
able to supply that leakage current for several hundred other
DS7831/DS8831’s, DS7832/DS8832’s and still have available drive for the bus line (
Figure 3
).
).
FIGURE 1.
www.national.com4
DS005800-2
Loading...
+ 7 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.