DC Electrical Characteristics
The following specifications apply for VCC=5V, unless otherwise specified. Boldface limits apply from T
MIN
to T
MAX
; all other
limits T
A=TJ
=25˚C.
Parameter Conditions ADC0820BCN, ADC0820CCN Limit
Units
ADC0820CCJ ADC0820BCV, ADC0820BCWM
ADC0820CCWM, ADC0820CIWM
Typ Tested Design Typ Tested Design
(Note 6) Limit Limit (Note 6) Limit Limit
(Note 7) (Note 8) (Note 7) (Note 8)
V
IN(1)
, Logical “1” VCC=5.25V CS , WR , RD 2.0 2.0 2.0 V
Input Voltage Mode 3.5 3.5 3.5 V
V
IN(0)
, Logical “0” VCC=4.75V CS , WR , RD 0.8 0.8 0.8 V
Input Voltage Mode 1.5 1.5 1.5 V
I
IN(1)
, Logical “1” V
IN(1)
=5V; CS , RD 0.005 1 0.005 1 µA
Input Current V
IN(1)
=5V; WR 0.1 3 0.1 0.3 3 µA
V
IN(1)
=5V; Mode 50 200 50 170 200 µA
I
IN(0)
, Logical “0” V
IN(0)
=0V;CS,RD,WR, −0.005 −1 −0.005 −1 µA
Input Current Mode
V
OUT(1)
, Logical “1” VCC=4.75V, I
OUT
=−360 µA; 2.4 2.8 2.4 V
Output Voltage DB0–DB7, OFL , INT
VCC=4.75V, I
OUT
=−10 µA; 4.5 4.6 4.5 V
DB0–DB7, OFL , INT
V
OUT(0)
, Logical “0” VCC=4.75V, I
OUT
=1.6 mA; 0.4 0.34 0.4 V
Output Voltage DB0–DB7, OFL , INT , RDY
I
OUT
, TRI-STATE V
OUT
=5V; DB0–DB7, RDY 0.1 3 0.1 0.3 3 µA
Output Current V
OUT
=0V; DB0–DB7, RDY −0.1 −3 −0.1 −0.3 −3 µA
I
SOURCE
, Output V
OUT
=0V; DB0–DB7, OFL −12 −6 −12 −7.2 −6 mA
Source Current INT
−9 −4.0 −9 −5.3 −4.0 mA
I
SINK
, Output Sink V
OUT
=5V; DB0–DB7, OFL , 14 7 14 8.4 7 mA
Current INT , RDY
ICC, Supply Current CS =WR =RD =0 7.5 15 7.5 13 15 mA
AC Electrical Characteristics
The following specifications apply for VCC=5V, tr=tf=20 ns, V
REF
(+)=5V, V
REF
(−)=0V and TA=25˚C unless otherwise specified.
Typ Tested Design
Parameter Conditions (Note 6) Limit Limit Units
(Note 7) (Note 8)
t
CRD
, Conversion Time for RD
Mode
Pin 7 = 0,
Figure 2
1.6 2.5 µs
t
ACC0
, Access Time (Delay from Pin 7 = 0,
Figure 2
t
CRD
+20 t
CRD
+50 ns
Falling Edge of RD to Output
Valid)
t
CWR-RD
, Conversion Time for Pin 7 = VCC;tWR= 600 ns, 1.52 µs
WR-RD Mode t
RD
=600 ns;
Figures 3, 4
tWR, Write Time Min Pin 7 = VCC;
Figures 3, 4
600 ns
Max (Note 4) See Graph 50 µs
t
RD
, Read Time Min Pin 7 = VCC;
Figures 3, 4
600 ns
(Note 4) See Graph
t
ACC1
, Access Time (Delay from Pin 7 = VCC,t
RD
<
tI;
Figure 3
Falling Edge of RD to Output
Valid)
C
L
=15 pF 190 280 ns
C
L
=100 pF 210 320 ns
ADC0820
www.national.com 4