Nokia 6081, NME–2A System Module

4 (1)

PAMS Technical Documentation

NME-2A Series Transceivers

Chapter 4

System Module GM8

Issue 2 05/2000

Nokia Mobile Phones Ltd.

NME-2A

 

System Module GM8

PAMS Technical Documentation

AMENDMENT RECORD SHEET

Amendment

Date

Inserted By

Comments

Number

 

 

 

 

 

 

 

 

08/97

 

Original

 

 

 

 

Issue 2

02/2000

OJuntune

ARS added

 

 

 

TOC updated

 

 

 

New layout for tables

 

 

 

Parts list v.4.3 added

 

 

 

repaginated

 

 

 

A3 schematics for v. 13 added

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Page 2

Nokia Mobile Phones Ltd.

Issue 2 05/2000

 

 

 

NME-2A

PAMS Technical Documentation

System Module GM8

 

CHAPTER 4 ± SYSTEM MODULE GM8

 

 

CONTENTS

 

 

 

Introduction . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . .

7

Technical Specifications

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

7

Modes of Operation

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

7

External and Internal Connections . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

8

System Connector . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

8

SIM Card Reader . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

9

Data Connector .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

10

Internal Signals .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

11

Baseband Block Description . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

14

General . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

14

Names of Functional Blocks . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

14

Clocking Scheme . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

15

Reset and Power Control . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

16

Watchdog System . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

17

CTRLU . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

18

Main Components . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

18

Input Signals of CTRLU . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

19

Output Signals of CTRLU . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

20

Bidirectional Signals of CTRLU . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

20

Block Description

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

20

PWRU . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

22

Main Components . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

22

Input Signals of PWRU . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

22

Output Signals of PWRU . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

23

Block Description

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

23

DSPU . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

24

Main Components of DSPU . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

25

Input Signals of DSPU . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

26

Output Signals of DSPU . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

26

Bidirectional Signals of DSPU . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

26

Block Description of DSPU . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

27

AUDIO . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

27

Main Components of AUDIO . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

28

Input Signals of AUDIO . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

28

Output Signals of AUDIO . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . .

28

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 3

NME-2A

 

 

System Module GM8

PAMS Technical Documentation

Block Description of AUDIO . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . 29

ASIC . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . 29

Main Components of ASIC . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 29

Input Signals of ASIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 30

Output Signals of ASIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 30

Bidirectional Signals of ASIC . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 32

Block Description of ASIC . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 32

RFI . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 33

Main Components of RFI . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 33

Input Signals of RFI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 34

Output Signals of RFI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 34

Bidirectional Signals of RFI . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 34

Block Description of RFI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 34

RF Block Description

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 36

Regulators . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 36

Power Distribution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 36

Current Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 36

Receiver . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 37

Duplex Filter . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 37

Pre±Amplifier .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 38

RX Interstage Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 38

Second LNA . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 39

First Mixer . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 39

First IF Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 40

First IF Filter . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 40

AGC Amplifier

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 41

Receiver IF IC

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 41

Second IF Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 42

Second IF Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 42

Phase Split . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 43

Transmitter . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 44

Modulator Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 44

Up Conversion Mixer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 45

TX Interstage Filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 46

TX Amplifiers .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 46

Power Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 47

Power Control Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 47

Frequency Synthesizers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 48

Page 4

Nokia Mobile Phones Ltd.

Issue 2 05/2000

 

 

 

 

NME-2A

PAMS Technical Documentation

 

System Module GM8

VCTCXO . . . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 48

VHF PLL . . . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 49

VHF VCO . . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 49

UHF Synthesizer

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 50

UHF VCO . . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 50

UHF VCO Buffer

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 51

PLL Circuit . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 51

Prescaler . . . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 52

Part List of GM8 (EDMS Issue: 2.6) .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 58

Part List of GM8 v.13 (EDMS Issue: 3.4) . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 78

List of Figures

 

 

 

 

Clocking Scheme . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 14

Reset & Power Control .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 15

Watchdog System . . . . .

. . . . . . . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 16

Interconnection Diagram ± Baseband

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 52

Power Distribution Diagram ± Baseband . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 53

Block Diagram ± Diagram of RF . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 54

Power Distribution ± Diagram of RF .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 55

Interconnections ± RF and BB . . . . . .

. . . . . .

. . . . . . . . . . . . . . . . . . . . . . .

. . 4 ± 56

A3:

 

 

 

 

Block Diagram of Baseband (Version 1.0 Edit 192) . . . . . . . . . .

4/A3±1

Circuit Diagram of MCU & Memories (Version

1.0 Edit 3) . . . .

4/A3±2

Circuit Diagram of Power Supply (Version 1.0

Edit 16) . . . . . .

4/A3±3

Circuit Diagram of DSPU (Version 1.0

Edit 4)

. . . . . . . . . . . . . .

4/A3±4

Circuit Diagram of Audio

(Version 1.0

Edit 6)

. . . . . . . . . . . . . .

4/A3±5

Circuit Diagram of ASIC

(Version 1.0

Edit 15) . . . . . . . . . . . . . .

4/A3±6

Circuit Diagram of RFI (Version 1.0 Edit 3) . .

. . . . . . . . . . . . . . .

4/A3±7

Block Diagram of RF (Version 1.0 Edit 70) . .

. . . . . . . . . . . . . . .

4/A3±8

Circuit Diagram of Receiver (Version 1.0 Edit 208) . . . . . . . . . .

4/A3±9

Circuit Diagram of Transmitter (Version 4.3 Edit 220) . . . . . . . .

4/A3±10

Circuit Diagram of Synthesizers (Version 0.0

Edit 116) . . . . . .

4/A3±11

Component Layout Diagram of Side 1

. . . . . .

. . . . . . . . . . . . . . .

4/A3±12

Component Layout Diagram of Side 2

. . . . . .

. . . . . . . . . . . . . . .

4/A3±13

Block Diagram of Baseband v.13( 1.0 Edit 192) . . . . . . . . . . . . .

4/A3±1

Circuit Diagram of MCU & Memories (Version

1.0 Edit 3) . . . .

4/A3±2

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 5

NME-2A

 

 

 

 

 

 

 

 

 

 

System Module GM8

 

 

 

PAMS Technical Documentation

 

Circuit Diagram of Power Supply (Version 1.0 Edit 16) . . . . . .

4/A3±3

 

 

Circuit Diagram of DSPU (Version 1.0

Edit 4) . . .

. . . . . . . . . . .

4/A3±4

 

Circuit Diagram of Audio

(Version 1.0

Edit 6) . . .

. . . . . . . . . . .

4/A3±5

 

Circuit Diagram of ASIC

(Version 1.0

Edit 15) . . .

. . . . . . . . . . .

4/A3±6

 

Circuit Diagram of RFI (Version 1.0 Edit 3)

. . . . . .

. . . . . . . . . . .

4/A3±7

 

Block Diagram of RF (Version 1.0 Edit 70)

. . . . . .

. . . . . . . . . . .

4/A3±8

 

Circuit Diagram of Receiver (Version 1.0 Edit 208) . . . . . . . . . .

4/A3±9

 

Circuit Diagram of Transmitter (Version 4.3

Edit 220) . . . . . . . .

4/A3±10

 

Circuit Diagram of Synthesizers (Version 0.0 Edit 116) . . . . . .

4/A3±11

 

Component Layout Diagram of Side 1

. . . .

. . . . . .

. . . . . . . . . . .

4/A3±12

 

Component Layout Diagram of Side 2

. . . .

. . . . . .

. . . . . . . . . . .

4/A3±13

 

V.13 diagrams (A3):

 

 

 

 

 

 

 

 

 

 

Block Diagram of Baseband, version 13 (V.1 Edit 280) . . . . . . .

4.1/A3±1

 

Circuit Diagram of MCU & Memories, version 13

(V.1 Edit 10)

4.1/A3±2

 

Circuit Diagram of Power Supply, version 13 (V.1

Edit 25) . . .

4.1/A3±3

 

Circuit Diagram of DSPU, version 13

(V.1

Edit 10) . . . . . . . . . .

4.1/A3±4

 

Circuit Diagram of Audio, version 13

(V.1

Edit 15) . . . . . . . . .

4.1/A3±5

 

Circuit Diagram of ASIC, version 13 (V.1 Edit 21) . . . . . . . . . .

4.1/A3±6

 

Circuit Diagram of RFI, version 13 (V.1 Edit 9) . .

. . . . . . . . . . .

4.1/A3±7

 

Block Diagram of RF, version 13 (V.1

Edit 77) . .

. . . . . . . . . . .

4.1/A3±8

 

Circuit Diagram of Receiver, version 13 (V.1 Edit 219) . . . . . .

4.1/A3±9

 

Circuit Diagram of Transmitter, version 13

(V.4.3

Edit 239) . .

4.1/A3±10

 

Circuit Diagram of Synthesizers, version 13 (V.0.0 Edit 123) .

4.1/A3±11

 

Component Layout Diagram of GM8 v.13 Side 1 .

. . . . . . . . . . .

4.1/A3±12

 

Component Layout Diagram of GM8 v.13 Side 2 .

. . . . . . . . . . .

4.1/A3±13

Page 6

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

Introduction

System Module GM8 is the baseband/RF module NME±2A cellular tranceiver. The GM8 module carries out all the system and RF functions of the tranceiver. System module GM8 is designed for a mobile phone, that operate in GSM system.

Technical Specifications

The entire transceiver is built on a single multilayer PWB. This board is enclosed in a housing consisting of a metal bottom part and a metallized top plastic part. The housing has walls to separate baseband from RF.

Modes of Operation

There are three different operation modes:

±active mode

±idle mode

±power off mode

In the active state all circuits are powered and part of the module may be in idle mode.

The module is usually in the idle mode when there is no call and the phone is in SERV. In the idle mode circuits are reset, powered down and clocks are stopped or the frequency reduced. All the clocks except the main clock from VCTCXO can be stopped in that mode. Whether the SIM clock is stopped or not depends on the network.

Currently the MCU only goes into sleep mode when in IDLE, not to MCU standby mode as the time to wake the SW is too long.

In power off mode all circuits are disabled. Power is turned on and off by pressing the on/off key on the handset which activates a power FET on the transceiver. The power FET enables power to the handset and the transceiver.

The Ignition Sense circuit will (when connected) turn the phone on when IGNS input goes high. This circuit is active for approximately 200ms. which is ample time for the phone to turn on.

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 7

NME-2A

 

System Module GM8

PAMS Technical Documentation

External and Internal Connections

The transceiver has three connectors, a 25 pole connector which basically implements the VDA recommendation for a GSM mobile phone, the antenna connector and a 16 pole connector for the Data Transfer implementing the M2BUS, the D±BUS and Flash programming. All internal connections on the board are by PWB wiring. The SIM card reader is soldered to the board.

System Connector

 

Pin

Name

Description

 

 

1

MIC

Handset mic

 

 

 

 

 

 

 

2

NC

Not used

 

 

 

 

 

 

 

3, 17

RFGND

Battery GND

 

 

 

 

 

 

 

4, 16

VBATT

Battery voltage

 

 

 

 

 

 

 

 

 

nominal voltage:

13.2 V

 

 

 

 

 

 

5

IGNS

IGNS input

 

 

 

 

when IGNS goes from low to high voltage

 

 

 

the radio will be turned on

 

 

 

 

 

 

 

6

EAR

Earphone signal

 

 

 

 

signal to handset pin 8

 

 

 

 

 

 

 

7

NC

No connection

 

 

 

 

 

 

 

8

RFGND

Handset ground

 

 

 

 

handset connector pin 2

 

 

 

 

 

 

 

9

AUTO AN-

Antenna control

 

 

 

TENNA

 

 

 

 

phone off:

0...0.3 V

 

 

 

 

 

 

 

 

 

 

 

phone on:

VBATT

 

 

 

 

 

 

 

 

min ext load:

80 Ω

 

 

 

 

 

 

 

 

IMAX:

200 mA

 

10

CRM

CRM car radio mute

 

 

 

 

 

 

 

 

 

during a call:

0...0.3 V

 

 

 

 

 

 

 

 

standby mode:

VBATT

 

 

 

 

 

 

 

 

min ext load:

80 Ω

 

 

 

 

 

 

 

 

IMAX:

200 mA

 

11

MBUS

M2BUS

 

 

 

 

 

 

 

 

handset pin 3, in parallel with pin 5

 

 

 

 

 

 

 

 

of data connector

 

 

 

 

 

 

 

12

NC

Not connected

 

 

 

 

 

 

 

13

NC

Not connected

 

 

 

 

 

 

 

 

 

 

 

Page 8

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

 

Pin

Name

Description

 

 

14

RFGND

HF Mic ground

 

 

 

 

 

 

15

MIC_HF

External HF microphone

 

 

 

 

 

 

18

XPWRON

Power on/off control

 

 

 

 

 

 

 

 

 

input low:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

connected to switch transistor

 

 

 

 

 

 

 

 

 

pulled high to VBATT

 

 

 

 

 

 

19

LSP

Audio to HF/handset speaker

 

 

 

 

 

 

 

 

 

impedance min:

3 Ω

 

 

 

 

 

 

 

 

power max:

4 W

 

 

 

 

 

20

Shield GND

Shielding

 

 

 

 

 

 

21

NC

Not connected

 

 

 

 

 

 

22

NC

Not connected

 

23VBSW_1 Switched VBATT supply for handset

for HS pin 1

 

 

value:

10.8...13.2...15.6 V

 

 

 

 

24

AGND

Analog GND

 

 

 

 

25

LSPGND

HF speaker ground

SIM Card Reader

 

 

Pin

Name

Description

 

 

1

GND

Ground

 

 

 

 

 

 

 

 

2, 6

VSIM

SIM card reader supply voltage

 

 

 

 

 

 

 

 

 

 

voltage:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

3

SIMDATA

Data for SIM card

 

 

 

 

 

 

 

 

 

 

 

state º1º:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

state º0º:

0...0.2...0.7V

 

 

 

 

 

 

 

4

SIMCLK

Clock for SIM card

 

 

 

 

 

 

 

 

 

 

 

state º1º:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

state º0º:

0...0.2...0.7 V

 

 

 

 

 

 

 

5

SIMRESET

Reset for SIM card

 

 

 

 

 

 

 

 

 

 

 

output high:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

output low:

0...0.2...0.7V

 

 

 

 

 

 

 

7

CARDDET

Signal to ASIC

 

 

 

 

 

 

 

 

 

 

 

card not present:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

card present:

0...0.2...0.7V

 

 

 

 

 

 

 

 

 

 

 

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 9

NME-2A

 

 

 

 

 

 

 

 

System Module GM8

 

PAMS Technical Documentation

 

Data Connector

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Pin

Name

Description

 

 

1, 9

DGND

Digital ground

 

 

 

 

 

 

 

 

 

 

 

 

 

2

MMODE

Minimum mode, input line Connect to

 

 

 

 

DGND for normal operation. Connect to

 

 

 

 

M2BUS before power±on when

 

 

 

 

flash programming.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3

AGND

Analog ground

 

 

 

 

 

 

 

 

 

 

 

 

 

4

TDA

Transmitted DBUS data to the data card.

 

 

 

 

 

 

 

 

 

 

state º1º:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

state º0º:

0...0.2...0.7 V

 

 

 

 

 

 

 

5

M2BUS

Serial bidirectional data and control

 

 

 

 

between the phone and accessories.

 

 

 

 

 

 

 

6

RXD2

Flash loading data from programmer

 

 

 

 

 

 

 

 

 

 

input low level:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

input high level:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

7

TXD2

Flash acknowledge

data to programmer

 

 

 

 

 

 

 

 

 

 

output low level:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

output high level:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

8, 16

NC

No connection

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

10

NC

No connection

 

 

 

 

 

 

 

 

 

 

 

 

 

11

DSYNC

DBUS data bit sync 8 kHz clock.

 

 

 

 

 

 

 

 

 

 

high level:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

low level:

0...0.2...0.7 V

 

 

 

 

 

 

 

12

RDA

DBUS received data

from data card.

 

 

 

 

 

 

 

 

 

 

state º1º:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

state º0º:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

13

NC

Not used.

 

 

 

 

 

 

 

 

 

 

 

 

 

14

VF

Programming voltage for flash.

 

 

 

 

 

 

 

 

 

 

value:

11.4...12...12.6 V

 

 

 

 

 

 

 

15

DCLK

DBUS data 512 kHz

clock.

 

 

 

 

 

 

 

 

 

 

state º1º:

3.6...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

state º0º:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

Page 10

Nokia Mobile Phones Ltd.

Issue 2 05/2000

 

 

 

 

 

 

 

 

 

NME-2A

 

PAMS Technical Documentation

System Module GM8

 

 

 

 

 

 

 

 

 

 

 

 

Internal Signals

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Symbol

Description

 

Values

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SCLK

Synthesizer clock

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

load impedance:

10 kΩ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

frequency:

3.25 MHz

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA

Synthesizer data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

load impedance:

10 kΩ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

data rate frequency:

3.25 MHz

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SENAR

Synthesizer enable

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PLL contr. disabled:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PLL activated:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

current:

50 μA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SENAT

Synthesizer enable

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PLL contr. disabled:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PLL activated:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

current:

50 μA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RXPWR

RX supply voltage on/off

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RX supply voltage on:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RX supply voltage off:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

current:

0.5 mA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SYNTHPWR

Supply voltage on/off

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RF regulators on:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RF regulators off:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

current:

1.0 mA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TXPWR

TX supply voltage on/off

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TX supply voltage on:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TX supply voltage off:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

current:

0.5 mA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TXP

TX enable

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

transmitter power enable:

4.5

...4.65...4.8 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

transmitter power disable:

0...

0.2...0.7 V

 

 

 

 

 

 

 

 

 

 

 

 

 

AFC

Automatic frequency control voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

voltage min/max:

0.35...4.35 V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

resolution:

11 bits

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 11

NME-2A

 

 

 

 

 

 

 

System Module GM8

PAMS Technical Documentation

 

 

 

 

 

 

 

 

Symbol

Description

Values

 

 

 

load impedance (dynam-

10 kΩ

 

 

 

ic):

 

 

 

 

 

 

 

 

 

 

 

 

 

TXC

TX transmit power control voltage

 

 

 

 

 

 

 

 

voltage range min/max:

0.3...4.2 V

 

 

 

 

 

 

 

 

impedance:

10 kΩ

 

 

 

 

 

 

 

TXQP,TXQN

Differential TX quadrature signal

 

 

 

 

 

 

 

 

differential voltage swing:

1.15...1.2...1.25 VPP

 

 

 

d.c. level:

2.30...2.35...2.40 V

 

 

 

 

 

 

 

 

load impedance:

30 kΩ

 

 

 

 

 

 

 

TXIP,TXIN

Differential TX in phase signal

 

 

 

 

 

 

 

 

differential voltage swing:

1.15...1.2...1.25 VPP

 

 

 

d.c. level:

2.30...2.35...2.40 V

 

 

 

 

 

 

 

 

load impedance:

30 kΩ

 

 

 

 

 

 

 

 

 

 

 

 

PDATA0±5

Parallel AGC data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

reduced front end gain:

4.5...4.65...4.8 V

 

 

 

 

 

 

 

 

normal front end gain:

0...0.2...0.7 V

 

 

 

 

 

 

 

 

current:

0.1 mA

 

 

 

 

 

 

 

 

PDATA1; AGC 3 dB reduction

 

 

 

 

 

 

 

PDATA2; AGC 6 dB reduction

 

 

 

 

 

 

 

PDATA3; AGC 12 dB reduction

 

 

 

 

 

 

 

PDATA4; AGC 24 dB reduction

 

 

 

 

 

 

 

PDATA5; AGC 12 dB reduction

 

 

 

 

 

 

 

 

 

 

 

 

RXQ

RX quadrature signal

 

 

 

 

 

 

 

 

 

 

 

 

 

 

output level:

15 mVPP

 

 

 

source impedance:

470 Ω

 

 

 

 

 

 

 

 

 

 

 

 

RXI

RX in phase signal

 

 

 

 

 

 

 

 

 

 

 

 

 

 

output level:

15 mVPP

 

 

 

source impedance:

470 Ω

 

 

 

 

 

 

 

RFC

High stability clock signal for the logic circuits

 

 

 

 

 

 

 

 

frequency:

26 MHz

 

 

 

 

 

 

 

 

signal amplitude:

1.0 VPP

 

 

 

load resistance:

10 kΩ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Page 12

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

Symbol

Description

Values

VREF

VCTCXO supply voltage

 

 

 

 

 

voltage:

4.55...4.65...4.75 V

 

 

 

 

current:

2.0 mA

 

 

 

VBATT_RF

Supply voltage for RF

 

 

 

 

 

voltage:

10.8...13.2...15.6 V

 

 

 

VBATT_I

Supply voltage for the PA module

 

 

 

 

voltage:

10.8...13.2...15.6 V

 

 

 

6V5_RF

Supply voltage for 5 V regulators

 

 

 

 

voltage:

6.0...6.5...7.0 V

 

 

 

8V5_RX_TX

Supply voltage for BB

 

 

 

 

 

voltage:

7.5...8.3...8.7 V

 

 

 

VAI

8.5 V regulator on/off

 

 

 

 

 

logic high º1º:

4.7 V

 

 

 

 

logic low º0º:

0 V

 

 

 

PA_CO

Power amplifier supply compensation

 

 

 

 

*Load Impedance

1k2 Ohm

 

 

 

 

*DC range (VBATT Supply

15.6±10.2 Vdc

 

Switched on)

 

 

 

 

PA_ADJ

Power control loop DC±ADJ

 

 

 

 

 

*Voltage range

0.3...4.6 Vdc

 

 

 

 

*Load Impedance

10k Ohm

 

 

 

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 13

NME-2A

 

System Module GM8

PAMS Technical Documentation

Baseband Block Description

General

The purpose of the baseband module is to control the phone, to process audio signals to and from the RF block and to and from the handset/ handsfree transducers. The module also includes a SIM card reader and furnishes external data and control lines.

Names of Functional Blocks

Name

Function

CTRLU

Control unit for phone

 

 

PWRU

Power supply

 

 

DSPU

Digital signal processing block

 

 

AUDIO

Audio coding

 

 

ASIC

D2CA GSM/PCN system ASIC; several functions

 

 

RFI

RF baseband interface

 

 

Page 14

Nokia Mobile Phones Ltd.

Issue 2 05/2000

 

 

 

 

 

NME-2A

PAMS Technical Documentation

System Module GM8

 

 

 

 

 

 

 

Clocking Scheme

 

 

 

 

 

 

 

 

 

RF System Clock

 

 

 

 

 

 

 

 

 

26 MHz

DSP Clock

 

RFI Clock 13 MHz

 

 

 

 

 

 

 

 

 

 

 

 

60.2 MHz

 

Sleep Mode:

 

RFI

 

VCTCXO

 

differential sine

 

 

 

135.4kHz

 

 

 

 

wave

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OSCILLATOR

HSE±6XA

ear mic

AUDIO

 

ASIC

CODEC

DSP

SIMCLK

 

3.25 / 1.625 MHz

 

 

 

 

 

MCU Clock

 

 

 

 

 

26 MHz

Codec Sync Clock

 

Codec Main Clock

 

 

8 kHz

 

and data Transfer

 

 

 

clock

 

 

 

 

DBUSCLK 512kHz

512kHz

 

 

 

 

 

 

 

 

 

 

 

DBUSSYNC 8kHz

MCU

 

Figure 1. Clocking Scheme

Most of the clocks are generated from the 26 MHz VCTCXO frequency by the ASIC:

±26 MHz clock for the MCU. MCU`s internal clock frequency is half of that.

±13 MHz for the RFI.

±The ASIC also generates 135.4 kHz sleep mode clock for the RFI

±3.25 MHz clock for SIM. When there is no data transfer between the SIM card and the phone the clock can be reduced to 1.625 MHz. Some SIM cards also allows the clock to be stopped in that mode.

±512 kHz main clock for the codec and for the data transfer between the DSP and the codec.

±8 kHz synchronization clock for data transfer between the DSP and the codec.

±512 kHz clock and 8 kHz sync. clock for the DBUS data transfer.

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 15

Nokia 6081, NME–2A System Module

NME-2A

System Module GM8

PAMS Technical Documentation

 

 

 

 

The DSP has its own crystal oscillator. The DSP uses differential sinusoidal clock. The frequency is 60.2 MHz. The DSP clock buffer can be powered down via ASIC. The ASIC MCU generates 8 kHz clock to the codec for the control data transfer.

In the idle mode all the clocks can be stopped except 26 MHz main clock coming from the VCTCXO. The VCTCXO signal is buffered to limit frequency pulling caused by the baseband circuits.

Reset and Power Control

CAR BATT

RFI

VOLTAGE 10.8±±15.6

MIN / MAX

+ ±

 

 

 

 

RF PA

 

 

 

 

 

 

reset in

Reset Out

 

 

OVER/

Reset Out

 

 

UNDER

 

 

ASIC

 

SIMReset

VOLTAGE

 

 

 

DETECT+

DSP

Vcc

resetreg

 

 

pre volt

 

 

 

 

 

Reset in

 

 

regulator

 

 

 

xpwron

 

 

 

 

 

tx off

 

 

 

HSE ±6XA

 

 

 

XPWRON

 

 

 

 

handset

 

 

 

 

 

 

 

 

 

 

on/off

PSL+

 

 

 

 

 

VL1

 

 

 

 

 

XRES

 

reset in

on/off

IGNS

 

 

 

 

 

XPwrOff

approx 2Hz

 

MCU

 

 

 

 

 

 

 

 

 

 

 

Figure 2. Reset & Power Control

There are two different ways to switch power on:

±Pushing the on/off button of the handset the effect of which is to ground the input pin XPWRON of the System Connector or

±Pulling the input IGNS high.

Page 16

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

All devices are powered up at the same time. The PSL+ supplies the reset to the ASIC at power up. The ASIC start delivering clock signals the to the DSP and the MCU. After about 20 μs the ASIC releases the resets to

MCU, RFI and DSP. MCU and RFI reset is released after 256 13 MHz clock cycles. DSP reset release time from DSP clock activation can be selected from 0 to 255 13MHz clock cycles. In our case it is 255. SIM reset release time is according to GSM SIM specifications.

To turn off power for the phone, the user presses the on/off key (or turns off the ignition key of the car). The MCU detects this. The MCU cuts off any ongoing call, exits all tasks, acts inoperative to the user and stops the PSL+ watchdog without resets. After power±down delay, the PSL+ cuts off the supply from all circuitry.

When the IGNS line is connected the phone will turn on when this line goes high. The IGNS circuit pulls the XPWRON low for a approx. 200 msec as if the handset on/off button was being pushed.

The power may be turned off by sending a turn off command on the

M2BUS from handset or through the Data Connector.

In the User Interface SW an automatic shutdown feature will be implemented. When no activity have been observed for a user settable period. the phone will turn off thus limiting the risk of draining the car battery.

Watchdog System

 

 

 

4

VBATT

 

reset

 

 

 

 

GND

PRE

DSP

1

 

REG

ASIC

 

 

 

 

 

 

1

 

 

 

4

 

5

 

2

 

 

 

 

 

POWER

 

PSL+

 

 

reset

 

 

 

 

 

3

MCU

XPWROFF

 

 

 

 

 

Figure 3. Watchdog System

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 17

NME-2A

 

System Module GM8

PAMS Technical Documentation

Normal operation:

±1. MCU tests DSP

±2. MCU updates ASIC watchdog timer (> 2 Hz)

±3. MCU pulses the XPWROFF input on the PSL+ (about 2 Hz)

Failed operation:

±4. ASIC resets MCU and DSP after about 0.5 s failure

±5. PSL+ switches power off about 1.5 s after the previous XPWROFF pulse

CTRLU

The Control block contains a microcomputer unit (MCU) and three memory circuits (FLASH, SRAM, EEPROM), a 20±bit address bus and an 8±bit data bus.

Main Features of the CTRLU Block

MCU functions:

±system control

±communication control

±handset interface functions

±authentication

±RF monitoring

±power up/down control

±self±test and production testing

±flash loading

Main Components

± Hitachi H8/536

H8/536 is a CMOS microcomputer unit (MCU) comprising a CPU core and on±chip supporting modules with 16±bit architecture. The data bus to outside world has 8 bits.

± 1024k*8bit FLASH memory

100 ns maximum read access time

contains the main program code for the MCU; part of the DSP program code also located on FLASH

ASIC can address two 4 Mbit memories or one 8 Mbit memory.

± 32k*8bit SRAM memory

100 ns maximum read access time

Page 18

Nokia Mobile Phones Ltd.

Issue 2 05/2000

 

 

 

 

 

NME-2A

PAMS Technical Documentation

System Module GM8

 

 

 

 

 

 

 

± 8k*8bit EEPROM memory

150 ns maximum read access time contains user defined information

there is a register bit on the ASIC which must be set before the write operation to the EEPROM.

Input Signals of CTRLU

Name (from)

Description

VL1(PWRU)

Power supply voltage for CTRLU block

 

 

VREF(PWRU)

Reference voltage for MCU A/D converter

 

 

EROMSELX(ASIC)

Chip select for the EEPROM memory

 

 

ROMSELX(ASIC)

Chip select for the FLASH memory

 

 

ROMAD18(ASIC)

Chip select for the FLASH memory (FLASH1)

 

 

RAMSELX(ASIC)

Chip select for the SRAM memory

 

 

RESETX(ASIC)

Reset signal for MCU

 

 

NMI(ASIC)

Non±maskable interrupt request

 

 

MCUCLK(ASIC)

Main clock for MCU

 

 

IRQX(ASIC)

Interrupt request

 

 

PCMCDO(AUDIO)

Audio codec control data receiving

 

 

TRF(RF)

RF module temperature detection

 

 

VF(data conn.)

Programming voltage for FLASH memory

 

 

RXD2

The use of handsfree monitoring

 

 

(data conn.)

FLASH programming data input on the produc-

 

tion line

 

 

MMODE

Minimum mode for FLASH programming

 

 

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 19

NME-2A

 

 

 

 

 

 

 

System Module GM8

 

PAMS Technical Documentation

 

Output Signals of CTRLU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

 

Description

 

 

XPWROFF(PWRU)

Power off control, PSL+ watchdog reset

 

 

 

 

 

 

 

WSTROBEX(ASIC)

MCU write strobe

 

 

 

 

 

 

 

RSTROBEX(ASIC)

MCU read strobe

 

 

 

 

 

 

 

MCUAD(19:0)(ASIC)

20 bit MCU address bus

 

 

 

 

 

 

 

MBUSDET(ASIC)

MBUS activity detection

 

 

 

 

 

 

 

PCMCLK(AUDIO)

Clock for audio cedec control data transfer

 

 

 

 

 

 

 

PCMCDI(AUDIO)

Audio codec control data transmitting

 

 

 

 

 

 

 

XSELPCMC(AUDIO)

Chip select for audio codec

 

 

 

 

 

 

 

TXD2

Verification output of the programmed

 

 

 

 

 

 

 

(data connector)

data of FLASH during programming

 

 

 

 

 

 

 

 

 

 

 

Bidirectional Signals of CTRLU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

 

Description

 

 

MCUDA(7;0)(ASIC)

 

MCU's 8 bit data bus

 

 

 

 

 

 

 

M2BUS

 

Asynchronous serial data bus

 

 

 

 

 

 

 

 

 

 

 

Block Description

 

 

 

 

 

 

 

 

 

± MCU ± memories

 

 

 

 

 

 

 

The MCU has a 20 bits wide address bus A(19:0) and an 8±bit data bus with memories. The address bits A(19:16) are used for chip select decoding. The decoding is done in the ESA

ASIC. The ASIC can address two 4 Mbit (or smaller) or one 8

Mbit flash memories. Hitachi HD647536 processor has internal

ROM and RAM memories.

± Flash programming

In flash programming a special flash programming box and a

PC is needed. Loading is done through the 16 pole Data Connector of the mobile phone. First MCU goes to minimum mode (MBUS command from PC or if MBUS is connected to MMODE line during power up). Then the flash software is loaded from PC to flash loading box. When the loading is complete, flash loading to mobile can be started by MBUS command from PC to the MCU. After that the MCU asks the test box to start flash loading to mobile. The box supplies 12 V programming voltage for flash and starts to send 250 bytes data blocks to the MCU via RXD2 line. The baud rate is 406 kbit/s.

The MCU calculates the check sum, sends acknowledge via

TXD2 line and sends the data to flash. When all the data are loaded the mobile resets and tells the flash loading box if the loading was successful or not.

Page 20

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

± CTRLU ± PWRU

MCU controls the watchdog timer in PSL+. It sends a positive pulse at a rate of approximately 2 Hz to XPWROFF pin of the

PSL+ to keep the power on. If MCU fails to deliver this pulse, the PSL+ will remove power from the system. When power off is requested by the user or by the MCU SW, (UI SW or CS

SW), the MCU leaves the PSL+ watchdog without reset pulses.

After the watchdog time has elapsed the PSL+ cuts off the supply voltages from the phone.

± CTRLU ± ASIC

MCU and ASIC have a common 8±bit data bus and a 9±bit address bus. Bits A(4:0) are used for normal addressing whereas bits A(19:16) are decoded in ASIC to chip select inputs for

CTRLU memories. ASIC controls the main clock, main reset and interrupts to MCU. The internal clock of MCU is half the MCUCLK clock speed. RESETX (produced by ASIC) resets everything in MCU except the contents of the RAM. IRQX is a general purpose interrupt request line from ASIC. After IRQX request the interrupt register of the ASIC is read to find out the reason for interrupt. NMI interrupt is used only to wake up

MCU from software standby mode.

± CTRLU ± DSPU

MCU and DSP communicate through the ASIC. ASIC has an

MCU mailbox and a DSP mailbox. MCU writes data to DSP mailbox where DSP can only read the incoming data. In MCU mailbox the data transfer direction is the opposite. When power is switched on the MCU loads data from the Flash memory to the DSP`s external program memory through this mailbox.

± CTRLU ± AUDIO

When the the chip select signal XSELPCMC goes low, MCU writes or reads control data to or from the speech codec registers at the rate defined by PCMCLK. PCMCDI is an output data line from MCU to codec and PCMCDO is an input data line from codec to MCU. The data and control flows on separate serial busses.

± CTRLU ± RF

MCU has internal 8 channel 10 bit AD converter. Following signals are used to monitor RF: TRF RF temperature (currently not in use)

± CTRLU ± ACCESSORIES

M2BUS is used to control external accessories. This interface can also be used for factory testing and maintenance purposes.

± MINIMUM ± MODE

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 21

NME-2A

 

System Module GM8

PAMS Technical Documentation

This special mode can be reached through a M2BUS command or by connecting the pin MMODE of the Data Connector to the M2BUS while the phone is powered up.

PWRU

The protection against overvoltage or wrong polarity on the supply lines is included in this block which further creates the supply voltages for the baseband block, for the RF synthesizer and switches the supply to the handset and audio power amplifier.

Main Components

± Pre regulator

Stabilizes the input supply voltage to 6.5 V for the PSL+and supplies regulated power for RF module.

± PSL+ and ASIC

Generates voltages for baseband and reset signal for the

ASIC.

Contains power on switch, supply voltage detector and watchdog.

± Supply voltage monitor

Supervises the supply voltage within the specified Window.

± Power switch

Switches on the supply voltage for the pre±regulator handset and audio power amplifier.

Input Signals of PWRU

Name (from)

Description

XPWRON(handset)

Power on/off button of handset (or

 

IGNS sense ON signal

 

 

XPWROFF(CTRLU)

Power off control, watchdog pulses

 

from MCU

 

 

VBATT(sys.conn)

Car battery voltage

 

 

8V5_RX_X(RF)

Regulated voltage from RF module

 

 

IGNS(sys.conn.)

Ignition sense from car ignition key

 

 

Page 22

Nokia Mobile Phones Ltd.

Issue 2 05/2000

 

 

 

 

 

 

NME-2A

PAMS Technical Documentation

System Module GM8

 

 

 

 

 

 

 

 

Output Signals of PWRU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

Description

 

 

 

 

XRES(ASIC)

Master reset

 

 

 

 

 

 

 

 

 

 

VL1(CTRLU,ASIC,RFI)

Logic supply voltage

 

 

 

 

 

 

 

 

 

 

VL2(DSPU)

Logic supply voltage

 

 

 

 

 

 

 

 

 

 

VA1(AUDIO,UIF)

Analog supply voltage

 

 

 

 

 

 

 

 

 

 

VA2(RFI)

Analog supply voltage

 

 

 

 

 

 

 

 

 

 

VREF(CTRLU,RF)

Reference voltage 4.65 V ±2 %

 

 

 

 

 

 

 

 

 

 

VBATT_RF (RF; TX+RX)

Supply for RF regulators

 

 

 

 

 

 

 

 

 

 

VBSW_I(data conn)

VBATT switched for LF amplifier and for

 

 

 

 

 

 

 

handset

 

 

 

 

 

 

 

 

 

 

6V5_RF

Regulated supply of the baseband that sup-

 

 

 

 

 

 

 

plies power to (RF synth,TX) a part of the

 

 

 

 

 

 

 

RF module too

 

 

 

 

 

 

 

 

 

 

VBATT_I(RF PA)

Battery voltage to RF PA, fused and pro-

 

 

 

 

 

 

 

tected against overvoltage

 

 

 

 

 

 

 

 

 

 

VBDET(ASIC)

Indicates VBATT is within window allowing

 

 

 

 

 

 

 

transmission

 

 

 

 

 

 

 

 

 

 

IGNDET(ASIC)

Indicates logic level of ignition sense input

 

 

 

 

 

 

 

line

 

 

 

 

 

 

 

 

 

 

PAOFF(RF PA)

Disables RF PA when supply voltage is out-

 

 

 

 

 

 

 

side the allowed window

 

 

 

 

 

 

 

 

 

 

ANTC(sys.conn)

Antenna control, current limited output that

 

 

 

 

 

 

 

follows

 

 

 

 

 

 

 

 

 

Block Description

The PSL+ IC produces the following regulated supply voltages:

±

2 * VL

150 mA for logic

± VA1

40 mA for audios

± VA2

80 mA for RFI

±

VREF

5 mA reference

In addition it has internal watchdog voltage detection. The watchdog will cut off output voltages if it is not reset once every 1.5 (±0.75) second. The voltage detector resets the phone if the supply voltage falls below 6.4 V .

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 23

NME-2A

 

System Module GM8

PAMS Technical Documentation

The IGNS input signal from the System Connector is low pass filtered to remove very short pulses and is then fed to a differentiation circuit which will turn the power on by pulling XPWRON low. The filtered IGNS is also fed to the ASIC allowing the MCU SW to monitor the actual logic state of this pin. The IGNS turn on pulse is in the order of 200 msec.

When the phone is off no part of the circuit is powered up. The phone can only be powered up by pushing the on/off button or pulling the IGNS line high.

When the on/off button is pushed the power FET turns the pre±regulator and PSL+on. The PSL+ keeps the pre±regulator on. The IGNS circuit provides the same effect as pushing the on/off button.

The phone is turned off by pushing the on/off button. The handset transmit an off message to the MCU which will stop emitting watchdog pulses for the PSL+. The PSL+ times out and the phone turns off.

DSPU

Main interfaces of the DSP:

±MCU via ASIC mailbox

±ASIC

±audio codec

±data bus interface (DBUS) for accessories

±digital audio interface (DAI) for type approval measurements

Main features of the DSP block:

±speech processing

±speech coding/decoding

 

± RPE±LTP±LPC (Regular pulse excitation long

term

prediction linear predictive coding)

±voice activity detection (VAD) for discontinuous transmission (DTX)

±comfort noise generation during silence

±acoustic echo cancellation

±channel coding and transmission

±block coding (with ASIC)

±convolutional coding

±interleaving

±ciphering (with ASIC)

±burst building and writing it to ASIC

Page 24

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

±Reception

±reading the A/D conversion results from ASIC

±impulse response calculation

±matched filtering

±bit detection (with Viterbi on ASIC)

±de±interleaving of soft decisions

±convolutional decoding (with Viterbi)

±block decoding (with ASIC)

±Adjacent cell monitoring

±signal strength measurements

±neighbor timing measurements

±neighbor parameter reception

±control functions

±RF controls

±synthesizer control

±power ramp programming

±automatic gain control (AGC)

±automatic frequency control (AFC)

±frame structure control

±controlling the operations during a TDMA frame

(with

ASIC)

±controlling the multi±frame structure

±channel configuration control

±test functions

±functions for RF measurements

±debugging functions for product development

Main Components of DSPU

± AT&T DSP 1616±X11

Digital signal processor with 12 kword internal ROM

±Two 32k *8 70 ns SRAMs for DSP external memory

±60.2 MHz crystal oscillator to generate differential small signal clock for the DSP

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 25

NME-2A

 

 

 

 

 

 

 

System Module GM8

 

PAMS Technical Documentation

 

Input Signals of DSPU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

 

Description

 

 

VL1(PWRU)

Logic supply voltage for DSP clock and buffer

 

 

 

 

 

 

 

VL2(PWRU)

Logic supply voltage

 

 

 

 

 

 

 

DSPCLKEN(ASIC)

Clock enable for DSP clock oscillator circuit

 

 

 

 

 

 

 

DSP1RSTX(ASIC)

Reset for the DSP

 

 

 

 

 

 

 

PCMDATRCLKX

PCM data input clock,

 

 

 

 

 

 

 

(ASIC)

DBUS data output clock

 

 

 

 

 

 

 

CODEC_CLK

PCM data output clock

 

 

 

 

 

 

 

PCMOUT(AUDIO)

Received audio in PCM format

 

 

 

 

 

 

 

DBUSCLK

DBUS data output clock

 

 

 

 

 

 

 

DBUSSYNC

DBUS data bit sync clock

 

 

 

 

 

 

 

RDA(data conn.)

DBUS received data

 

 

 

 

 

 

 

INT0, INT1(ASIC)

Interrupts for the DSP

 

 

 

 

 

 

 

PCMCOSYCLKX

PCM data bit sync clock

 

 

(ASIC)

 

 

 

 

 

 

 

 

Output Signals of DSPU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

 

Description

 

 

PCMIN(AUDIO)

 

Transmitted audio in PCM format

 

 

 

 

 

 

 

IOX(ASIC)

 

I/O enable, indicates access to

 

 

 

 

DSP address space

 

 

 

 

 

 

 

RWX(ASIC)

 

Read/write X

 

 

 

 

 

 

 

DSPAD(16;9)(ASIC)

 

Address bus and control signals

 

 

 

 

 

 

 

DBUSDET(ASIC)

 

RDA line for DBUS activity detec-

 

 

 

 

tion by ASIC

 

 

 

 

 

 

 

TDA(data conn.)

 

DBUS transmitted data

 

 

 

 

 

 

 

 

 

 

 

Bidirectional Signals of DSPU

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

 

Description

 

 

DSPDA(15;0)(ASIC)

 

16 bit data bus

 

 

 

 

 

 

 

 

 

 

Page 26

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

Block Description of DSPU

The Control unit communicates with the DSP circuitry through a mailbox in the ESA ASIC. The part of the DSP SW that resides in external SRAM is loaded from Flash Prom is software is loaded through this mailbox at start up.

The DSP includes two serial busses. One is used for speech data transfer between the DSP and the codec. The other is used as an external data bus and it is connected to the Data Connector. This bus can be used by data accessories and also as a digital audio interface (DAI) in audio type approval measurements. The clocks (512 kHz main clock and 8 kHz sync. clock) are generated by the ASIC.

In transmit mode the DSP codes the speech and routes the resulting transmit slots to the ESA. The ESA ASIC controls timing, and at specified intervals sends these bits to the RFI for DA conversion.

In digital receive mode the RFI AD converts the IF signal from the RF unit under the control of the ESA. The DSP controls the ESA and receives the converted bits. After channel and speech decoding, bits are converted into an analog signal in the PCM codec, routed and fed to the earpiece/ loudspeaker.

The DSP controls the RF module through the ESA ASIC, where all necessary timing functions are implemented, and control I/O lines are provided eg. for synthesizer loading.

The DSP emulator can be connected to DSP pins TCK, TMS, TDO, TDI,

GND and VDD.

The DSP clock buffer can be turned off via a control pin on the ASIC to save current when the DSP clock is not needed.

AUDIO

The AUDIO block consists of an audio codec , conditioning amplifiers for the audio inputs and outputs and a power amplifier for the external loudspeaker.

The codec contains microphone and earpiece amplifiers and all the necessary switches for signal routing. The codec is controlled by the MCU. The PCM data comes from and goes to the DSP.

The power amplifier drives the external loudspeaker for handsfree function, and a highpass filter removes unwanted low frequency noise picked up by the handsfree microphone.

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 27

NME-2A

 

System Module GM8

PAMS Technical Documentation

Main Components of AUDIO

±Class B amplifier built using an op amp and discrete power transistors.

±Audio codec ST5080

±Contains: PCM codec, audio routing switches, microphone and earpiece amplifiers for 2 connections (internal and external devices) and DTMF generator.

High pass filter/amplifier for the handsfree microphone.

Power amplifier for the external handsfree loudspeaker.

Input Signals of AUDIO

 

Name (from)

Description

 

VA1(PWRU)

Analog supply voltage

 

 

 

 

VBSW_1(PWRU)

Switched VBATT supply for the

 

 

pre±regulator power amplifier (and

 

 

handset)

 

 

 

 

PCMIN(DSPU)

Received audio in PCM format

 

 

 

 

SYNC(ASIC)

8 kHz frame sync

 

 

 

 

CODEC_CLK(ASIC)

512 kHz codec main clock

 

 

 

 

PCMCDI(CTRLU)

Audio codec control data

 

 

 

 

PCMCLK(CTRLU)

Clock for audio codec control data

 

 

transfer

 

 

 

 

XSELPCMC (CTRLU)

Audio codec chip select

 

 

 

 

HFMIC(syst.conn.)

External microphone

 

 

 

 

NOK_OEM(ASIC)

Control line to set the mic sensitiv-

 

 

ity according to

 

 

 

 

 

VDA recommendations

 

 

 

 

MIC(syst.conn)

Handset microphone

Output Signals of AUDIO

 

 

 

 

 

Name (to)

Description

 

PCMOUT(DSPU)

Transmitted audio in PCM format

 

 

 

 

PCMCDO(CTRLU)

Audio codec control data

 

 

 

 

EAR(syst.conn.)

Audio to handset

 

 

 

 

LSP(syst.conn)

Audio to handsfree loudspeaker

 

 

 

Page 28

Nokia Mobile Phones Ltd.

Issue 2 05/2000

NME-2A

PAMS Technical Documentation

System Module GM8

Block Description of AUDIO

The handset microphone is connected to the codec through an attenuator.

The external handsfree microphone is DC±biased by approx. 8V. The handsfree mic signal is amplified and filtered and fed to the codec.

The gain of the ext. microphone input can be selected to one of two settings, one adjusted for the standard Nokia microphone and a less sensitive one adjusted for the VDA recommended sensitivity.

The microphone signal is A/D converted in thee PCM codec (A±law) and delivered to the DSP.

Digital downlink signal from the DSP is fed to the D/A converter of the codec. After the conversion the signal is low pass filtered and fed to a attenuator operating as volume control and routing switches to direct it to the earpiece of the handset or the power amplifier for the loudspeaker.

There are 8 separate volume settings. They cover a range of 15 dB for the earpiece and a range of 31 dB for the handsfree speaker.

The audio codec communicates with the DSP (analog speech) through an

SIO (signals: PCMIN, SYNC, CODEC_CLK and PCMOUT) . The MCU controls the audio codec function through a separate serial bus (signals:

PCMCDO, PCMCDI, PCMCLK and XSELPCMC). Gainsetting, routing , tone generation etc in the codec is controlled through writing to registers in the codec. The 512 kHz clock and 8 kHz sync signal are produced by the ASIC clock signals.

The codec generates DTMF tones (key beeps), ringing and warning tones etc. for the external speaker. Some tones come also from the network.

ASIC

The ASIC takes care of the following functions :

±interface between MCU, DSP and RFI

±hardware accelerator functions to DSP SW

±clock generation, clock distribution and clock disable/enable

±RF controls

±Timers

±M2BUS and D±BUS detect and D±BUS clock and sync generation

±SIM interface

±Control inputs and outputs for the system connector.

Main Components of ASIC

±ESA ASIC

±RFC buffer, a package of logic level inverters

Issue 2 05/2000

Nokia Mobile Phones Ltd.

Page 29

NME-2A

 

 

 

 

 

 

 

 

System Module GM8

 

PAMS Technical Documentation

 

Input Signals of ASIC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (from)

 

Description

 

 

 

 

 

 

 

VL1(PWRU)

Logic supply voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VL2(PWRU)

Logic supply for SIM reader

 

 

 

 

 

 

 

 

 

 

 

 

IOX(DSPU)

I/O enable, indicates access to DSP address

 

 

 

space

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RWX(DSPU)

Read/write X

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

WSTROBEX (CTRLU)

MCU's write strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RSTROBEX (CTRLU)

MCU's read strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RFC(RF)

Reference clock from VCTCXO

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

XRES(PWRU)

Master reset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DSPAD(16;0)(DSPU)

Address bus and control signals

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MCUAD(19;16,4;0)

MCU's address bus

 

 

 

 

 

 

 

(CTRLU)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DAX(RFI)

Data acknowledge

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MBUSDET(CTRLU)

MBUS activity detection

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DBUSDET(DSPU)

DBUS activity detection

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IGNDET(PWRU)

Logic level of IGNS

 

 

 

 

 

 

 

 

 

 

 

 

VBDET(PWRU)

Indicating VBATT is within window to allow

 

 

 

transmission

 

 

 

 

 

 

 

 

 

 

 

 

SIM_DETECT

Logic signal indicating that a SIM card is pres-

 

 

 

ent (SIM reader)

 

 

 

 

 

 

 

 

 

 

 

 

PAOFF(PWRU)

Indicating that operation of the RF PA stage is

 

 

 

disabled

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Output Signals of ASIC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Name (to)

 

Description

 

 

 

 

 

 

 

INT0,INT1(DSPU)

 

Interrupts for DSP

 

 

 

 

 

 

 

 

 

 

 

 

NMI(CTRLU)

 

Not maskable interrupt request

 

 

 

 

 

 

 

 

 

 

 

 

IRQX(CTRLU)

 

Interrupt request

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RESETX (CTRLU,RFI)

 

Master (power up) reset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DSP1RSTX(DSPU)

 

Reset for the DSP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

WRX(RFI)

 

Write strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RDX(RFI)

 

Read strobe

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RFIAD(3;0)(RFI)

 

RFI address bus

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SCLK(RF)

 

Synthesizer load clock

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA(RF)

 

Synthesizer load data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Page 30

Nokia Mobile Phones Ltd.

Issue 2 05/2000

Loading...
+ 68 hidden pages