ACIAccessory Control Interface
ADCAnalogue to Digital Converter
AFCAutomatic Frequency Control
ASICApplication Specific Integrated Circuit
ASMAntenna switch module
BB Baseband
BSIBattery Size Indicator
DCT4 Digital Core Technology, generation 4
DSPDigital Signal Processor
DUT Device under test
EDGEEnhanced Data Rates for Global Evolution
EGPRSEnhanced General Packed Radio Service
EMC Electro Magnetic Compatibility
ESD Electro Static Discharge
FCIFunctional Cover Interface
FRFull Rate
GMSKGaussian Minimum Shift Keying
GPRSGeneral Packed Radio Service
GSM Global System for Mobile Communication
GSM900GSM900 (channels 1 - 124)+extended GSM900
(channels 975 - 1023, 0)
HSCSDHigh Speed Circuit Switched Data
HW Hardware
IF Interface
IHF Integrated Hands Free
IMEI International Mobile Equipment Identity
I/OInput/Output
IR Infrared
IrDA Infrared Data Association
LCDLiquid Crystal Display
LEDLight Emitting Diode
LDOLow Drop Out
LNALow Noise Amplifier
LOLocal Oscillator
MCUMicro Controller Unit
PAPower Amplifier
Phoenix SW tool of DCT4
PLLPhase Locked Loop
PWB Printed Wired Board
RFRadio Frequency
RTCReal Time Clock
RXReceiver
SASpectrum analyzer
SIM Subscriber Identification Module
SW Software
TPTest point
TXTransmitter
UEMEK Universal Energy Management ASIC enhanced version
UI User Interface
UPP Universal Phone Processor
USB Universal Serial Bus
The RM-94 product is a DCT4.5 expression segment phone designed for the EGSM900,
GSM1800 and GSM1900 networks.
The HW has the following features:
•GPRS and HSCSD with EDGE in up to (2RX + 2TX) (MCS5), without EDGE also
in (3RX + 1TX) (MCS6)
•DCT4 with AMR and 16 MIDI tones
•128/16 Mbit Combo memory
•Active display with 64k colours
•Battery BL-5B
•Illuminated XPress on grips
•PopPort
TM
interface
•5-way navigation key with select
•FCI rear side (C-cover)
•Vibra
•IHF
The RM-94 BB is based on the DCT4/4.5 engine and is compatible to the PopPort
ries. The DCT4/4.5 engine consists basically of two ASICs. The UEMEK (Universal Energy
Management IC including voltage regulators, charge control and audio circuit s, audio IFH amplifier from DCT4.5) and the UPP (Universal Phone Processor including MCU, DSP and RAM
from DCT4).
UEMEK supplies both baseband and RF with power via built in voltage regulators, which are
connected to the battery . The RF pa rts use mainly 2.78 V and the baseband p arts 1.8V I/O voltage. The UPP core is supplied with programmable core voltage of 1.0V, 1.3V or 1.5V . UEMEK
includes 7linear LDO (Low Drop-Out) regulators for baseband and 7 regulators for RF. It also
includes 4 current sources for biasing purposes and internal usage. The UEMEK is furthermore
supplying the SIM interface with a programmable voltage of 1.8V or 3V.
Note: 5V SIM cards are no longer supported by DCT-4 generation Baseband.
UPP operates from a 26 MHz clock coming from the RF ASIC Helgo. The clock signal is divided
by two down to the nominal system clock frequency of 13 MHz. The DSP and MCU contain
PLLs, which can multiply the system clock to a higher frequency.
A real time clock function is integrated into the UEMEK, which utilizes the same 32kHz clock
supply as the sleep clock.
The communication between UEMEK and UPP is implemented using two bi-directional serial
busses, CBUS and DBUS. The CBUS is controlled by the MCU and operates at a speed of 1
MHz. The DBUS is controlled by the MCU and operates at a speed of 13 MHz. Both processors
are located in the UPP.
The UEMEK ASIC handles the analog interface between the Baseband and the RF section.
UEMEK provides A/D and D/A conversion of the in-phase and quadrature receive and transmit
signal paths and also A/D and D/A conversions of received and transmitted audio signals to
and from the user interface. The UEMEK supplies the analog TXC and AFC sign als to the RF
section according to UPP signal control. There are also separate signals for PDM coded audio.
Digital speech processing is handled by the DSP inside UPP ASIC.
UEMEK is a dual voltage circuit, the digital parts are running from the baseband supply 1.8V
and the analog parts are running from the analog supply 2.78V or backup battery. Also VBAT
is directly used (Vibra, LED-driver, Camera Regulator).
The Baseband supports both internal and external microphone inputs and speaker outputs.
Keypad tones, DTMF , and other audio tones are generated and encoded by the UPP and transmitted to the UEMEK for decoding. An external vibra alert control signals are generated by the
UEMEK with separate PWM outputs.
EMC shielding is implemented using a soldered shielding, RF cans and PWB grounding.
The Combo-Memory is a multi chip package memory which combines 128 Mbit (8Mx1 6) muxed
burst multibank flash and 16 Mbit muxed CMOS PSRAM (Pseudo SRAM: DRAM with SRAM
interface).
The combo is supplied by single 1,8 V for read, write and erase operations. For accelerated
flash programming, Vpp = 9.0 V has to be applied to VPP input of the combo device.
The combo memory is housed in a 44-ball FBGA.
■ Energy management
The energy management of RM-94 is based on BB 4.0 architecture. A so-called semi fixed battery (BL-5B) supplies power primarily to UEMEK ASIC and the RF PA. The UEMEK includes
several regulators to supply RF and Baseband. It provides energy management including power up/down procedure.
Modes of operation
The baseband engine has six different functional modes: Since the UEMEK controls the regulated power distribution; each of these states affects the general functionality of the phone.
1. No supply
2. Backup
3. Acting Dead
4. Active
5. Sleep
6. Charging
No Supply
In NO_SUPPLY mode, the phone has no supply volt age. This mode is due to the disconnection
of the main battery and backup battery or low battery voltage level in both of the batteries.
The phone is exiting from NO_SUPPLY mode when sufficient battery voltage level is detected.
The battery voltage can rise either by connecting a new battery with VBA T > V
necting charger and charging the battery above V
MSTR+
.
MSTR+
or by con-
Backup
In BACKUP mode the backup battery has suf ficient charge but the main battery can be discon-
nected or empty (VBAT < V
The VTRC regulator is disabled in BACKUP mode. VRTC output is supplied witho ut regulation
from the backup battery (VBACK). All the other regulators are disabled.
and VBACK > VBU
MSTR
COFF
).
Acting Dead
If the phone is off when the charger is connected, the phone is powered on but enters a state
called ”Acting Dead”. To the user, the phone acts as if it was switched off. A battery-charging
alert is given and/or a battery charging indication on the display is shown to acknowledge the
user that the battery is being charged.
In Active mode, the phone is in normal operation, scanning for channels, listing to a base station, transmitting and processing information.
Sleep Mode
Sleep mode is entered when both MCU and DSP are in stand–by mode. Both processors control the sleep mode.
The sleep mode is exited either by the expiration of a sleep clock counter in the UEMEK or by
some external interrupt, generated by a charger connection, key press, headset connection
etc.
In the sleep mode, VCTCXO is shut down and 32 kHz sleep clock oscillator is used as reference clock for the Baseband.
Charging
In RM-94, the battery type/size is indicated by a BSI-resistor. The resistor value corresponds
to a specific battery capacity. Also BTEMP, NTC resistor, is located on an engine board.
The battery voltage, temperature, size and current are measur ed by the UEMEK controlle d by
the charging software running in the UPP.
The charging control circuitry (CHACON) inside the UEMEK controls the charging current delivered from the charger to the battery . The battery volt age rise is limited by turning the UEMEK
switch off when the battery voltage has reached 4.2 V. Charging current is monitored by measuring the voltage drop across a 220 mΩ resistor.
■ Power distribution
Under normal conditions, the battery powers the baseband module. Individual regulators located within the UEMEK regulate the battery voltage VBAT. These regulators supply the different
parts of the phone. 7 regulators are dedicated to the RF module and 7 to the baseband module.
The VSIM regulator is able to deliver both 1,8V and 3,0 V DC and thus supporting two different
SIM technologies.
The system connector provides a voltage to supply accessories.
The white LEDs need a higher voltage supply than the battery can supply and are fed by a sep-
arate external voltage regulator.
VBAT is directly distributed to the RF power amplifier, FCI and external baseband regulators.
A battery of the type BL-5B is used. It is a Li Ion based standard cell. The battery capacity is
760mAh.
The battery has a three-pin connector. In order to get temperature information of the battery,
the NTC mounted on the PWB within the BB area is used.
Ni based batteries are not supported.
The BSI resistor has a nominal value of 75 kOhm.
Figure 4:Battery BL-5B
■ Audio
Internal microphone
The internal microphone capsule is mounted to in the PopPortTM system connector . The microphone is omni directional and it’s connected to the UEMEK microphone input MIC1P/N. The
microphone input is symmetric and the UEMEK (MICB1) provides bias voltage. The microphone input on the UEMEK is ESD protected. Spring contacts are used to connect the microphone to the PWB.
The internal earpiece is a dynamic earpiece with an impedance of 32 ohms. The earpiece is
low impedance one since the sound pressure is to be generated using current and not volta ge
as the supply voltage is restricted to 2.7V. The earpiece is driven directly by the UEMEK and
the earpiece driver (EARP & EARN outputs) is a fully dif ferential bridge amplifier with 6 dB gain.
UEMEK has an integrated Audio power amplifier to generate output for the IHF speaker . Block
diagram of IHF.
For RM-94, the Integrated Hands Free Speaker is used to generate hands free speech, and
also polyphonic ringing tones. The speaker capsule is mounted into the A Cover, and spring
contacts are used to connect the IHF Speaker contacts to the PWB.
The IHF is furthermore used to generate alerting and warning tones.
External audio
RM-94 is designed to support a fully differential external audio accesso ry co nnection. A headset can be directly connected to the PopPort
ed by RM-94. A stereo headset can be connected to RM-94, since left and right paths are
connected in parallel at the PopPort
TM
TM
system connector . Stereo audio is not support-
connector.
External microphone connection
The external microphone input is fully differential and lines are connected to the UEMEK microphone input MIC2P/N. The UEMEK (MICB2) provides bias voltage. Microphone input lines
are ESD protected.
Headset connections
Headset implementation uses separate microphone and earpiece signals. The accessory is detected by the ACI signal when the plug is inserted.
Test possibilities
Phoenix audio test
For troubleshooting see Audio faults in Baseband Troubleshooting Instructions.
■ Vibra
A vibra alerting device is used to generate a vibration signal for an incoming call. The vibra is
located in the bottom end of the phone and connection is done with SMD. The vibra is control-
led by a PWM signal from the UEMEK. The Frequency can be set to 64, 129, 258 or 520 Hz
and duty cycle can vary between 3% and 97%.
Test possibility
Phoenix Vibra Test
■ LCD module
RM-94 has a 130 x 130 16 bpp (bits per pixel) active matrix color display . The number of colours
is 64k, i.e. 16 bits. The LCD Interface is using serial 9-bit dat a transfer . The L CD display is connected to transceiver PWB by board-to-board connector.
Characteristics
Table 5: LCD Characteristics
Active display area format130 columns x 130 rows
UserInterface display area format128 columns x 128 rows
Module size (width x height x thickness)33,9 mm x 41.3 mm x 3.225 mm
Interface9-bit serial
Illumination modeTransflective, Normally white
Number of LEDs3 white LED
Numbers of
colors supported
by interface
Pixel height to width ratio 1:1
Viewing direction6 o´clock
Refresh rate55 Hz +- 10%
The RM-94 keys are connected to the UPP via the KEYB(10:0) bus. The keypad consists of a
5x4 matrix of 5 rows, ROW0 – ROW4, and 4 columns, COL1 – COL4.
Additionally, there are 3 lines that are directly connected to the UPP IO and can be detected
independently. COL5 is connected to GENIO0.
Test possibility
Phoenix Keyboard Test
For troubleshooting, see Keypad faults in Baseband Troubleshooting Instructions.
Figure 8:RM-94 keypad
■ Illumination
In RM-94, white LED’s are used for the LCD backlight and keypad lighting. Three LED’s are
used for the LCD lighting and two LED’s for the keyboard. A step up DC-DC conve rter is used
as a LED driver that is configured as a constant current source.
Phoenix LED test
For troubleshooting see Display faults in Baseband Troubleshooting Instructions.
■ SIM
The whole SIM interface locates in UPP and UEMEK.
The interface part in the UEMEK contains po wer up/down, port gating, card detect, dat a receiv-
ing, ATR-counter, registers and level shifting buffers logic. The SIM interface is the electrical
interface between the Subscriber Identity Module Card (SIM Card) and mobile phone (via
UEMEK device).
Both 3V and 1.8V SIM cards are supported. A register in the UEMEK selects SIM supply voltage. It is only allowed to change the SIM supply voltage when the SIM IF is powered down.
Phoenix SIM Test
For troubleshooting, see SIM Card faults in Baseband Troubleshooting Instructions.
■ IR module
RM-94 has an IR module. The IR link supports speeds from 9600 bit/s to 1.152 Mbit/s u p to a
distance of 80 cm. Transmission over the IR if is half-duplex.
The IR transceiver can be set into SIR or MIR modes. In SIR mode the transceiver is capable
of transmission speed up to 115.2 kbit/s. In MIR mode faster transmission speeds are used.
The maximum speed is 1.152 Mbit/s. The IR transceiver can be set into shu tdown mode by setting SD pin to logic ‘1’ for current saving reasons.
The interface between the Baseband and RF can be divided into three categories:
•The digital interface from UPP to the RF ASIC (Helgo). The serial digital interface
is used to control the operation of different blocks in the RF ASICs
•The analogue interface between Baseband and RF. The analogue interface consists of Tx and Rx converter signals. The power amplifier control signals TXC and
AFC also come from the UEMEK.
•Reference clock interface between Helgo and UPP which supplies the 26 MHz
system clock for UPP.
■ System connector interface
System connector
The system connector is a galvanic interface between phone and accessory.
Four new functions are introduced with the PopPort
TM
IF; Accessory Control Interface (ACI),
Power Out; Stereo audio output and Universal Serial Bus (USB). The USB functionality is not
supported by RM-94. The RM-94 product supports “double mono” on the earpiece lines. The
MBUS function, (included in previous accessory interfaces) is not supported by this interface.
The connector is not backward compatible with DCT1, DCT2 and DCT3 accessory interfaces.
Serial data bi-directional 1 kbit/s
4VoutPower supply for external accessories
5Not used in RM-94
6FBUS_RXSerial data from accessory to phone /
11 5 kbit/s
7FBUS_TXSerial data from phone to accessory /
11 5 kbit/s
8GNDData ground
9XMIC NNegative audio in signal
10XMIC PPositive audio in signal
11HSEAR NNegative audio out signal.
12HSEAR PPositive audio out signal.
13HSEAR RNNegative audio out signal.
14HSEAR RPPositive audio out signal.
ACI
ACI (Accessory Control Interface) is a point-to-point, Master-Slave, bi-directional serial bus.
ACI has two main features:
•The identification of accessory type is provided
•The insertion and removal detection of an accessory device
•Acting as a data bus, intended mainly for control purposes.
FBUS
FBUS is an asynchronous data bus having separate TX and RX signals. Default bit rate of the
bus is 115.2 Kbit/s. FBUS is mainly used for controlling the phone in the interface to PC via
DKU-5.
VOUT
The VOUT pin delivers the power supply for PopPortTM accessories, which are using the ACI
or FBUS. The voltage level is 2.78V / 70mA.
NMP standard 2- or 3-wire chargers are comp atible with the charger IF . The IF doe s not support
3-wire charging control. Nevertheless, it is potential possible to use a 3-wire charger without
PWM charging support. RM-94 uses a 3mm DC plug besides the PopPort
The RF module performs the necessary high frequency operations of the triple-band engine.
Both the transmitter and receiver have been implemented by using a direct conversion architecture, which means that the modulator and demodulator operate on the channel frequency.
No intermediate frequencies are used for up- or down-conversion.
The core of the RF is an application-specific integrated circuit (RF ASIC), Helgo85. The other
RF key components are:
•An EDGE capable power amplifier module, which includes two amplifier chains,
one for the low band (GSM900) and the other for both high bands (GSM1800 and
GSM1900).
•An antenna switch module, which contains filters and switches to combine the two
TX-PA outputs and three Rx chain inputs to the antenna port.
•26 MHz reference oscillator (VCTCXO).
•3296-3980 MHz VCO.
•Three SAW filters for Rx band filtering.
•One SAW filter for the low band (GSM900) Tx path.
The control information for the RF is coming from the baseband section of the engine through
a serial bus, referred later on as RFBus. This serial bus is used to pass the infor mation on the
frequency band, mode of operation, and synthesizer channel for the RF. In addition, exact timing information and receiver gain settings are transferred through the RFBus.
Physically , the bus is located between the baseband ASIC called UPP and the RF ASIC. Using
the information obtained from UPP, the RF ASIC controls itself to the required mode of operation and further sends control signals to the antenna switch and the power amplifier modules.
In addition to the RFBus, there are still other interface signals for the power control loop and
VCTCXO control and for the modulated waveforms (IQ signals).
The RF circuitry is located in two shielding chambers on one side of the 8 layer PWB containing
the following key components: The Small Signal Chamber contains RF ASIC, reference oscillator (VCTCXO), VCO, and Rx/Tx SAW-filters (GSM900/GSM1800). The Large Signal Chamber contains the RF Power Amplifier, the Antenna Switch Module, and the Rx SAW-filter and
LNA (GSM1900).
The RF frequency plan is shown below . The VCO operates at the channel frequency multiplied
by two or four depending on the frequency band of operation. This means that the modulated
signals from baseband are directly converted up to the transmission frequency and the received RF signals directly down to the baseband frequency.
Figure 13:RF frequency plan
Helgo
SM900: 92 5- 9 60 MH z
SM1800: 1805-1880 MHz
SM1900: 1930-1990 MHz
I-signal
Q-signal
RX
f/2
f/2
f
32963980
MHz
f
PLL
AFC
26 MHz
VCTCXO
Buffer
VCTCXO
26 MHz
I-signal
Q-signal
TX
f/4
f
f
f/4
SM1800: 1710-1785 MHz
SM1900: 1850-1910 MHz
SM850: 824-849MHz
SM900: 88 0- 9 15 MH z
■ RF power supply configuration
All power supplies for the RF unit are generated in the UEM ASIC, which contains among other
functions six pieces of 2.78 V linear regulators (VR2 ... VR7), a 4.8 V switching regulator (VR1)
and two 1.35V voltage references (VrefRF01 and VrefRF02).
The regulators are connected to the RF ASIC, except for VR7, which supplies the VCO. The
4.8V supply is required for the charge pump of the PLL to generate the tuning voltage for the
VCO.
The reference voltages are used as bias reference for the RF ASIC for the RX ADC (analogto-digital converter) reference.
All RF supplies can be checked either in Small Signal Chamber or in BB Chamber.
The used power supply configuration is shown in the block diagram below. Values of volt ages
are given as nominal outputs of UEM. Currents are typical values.
A detailed functional description is given in the following sections.
■ Antenna switch (TX/RX switch)
The antenna switch operates as a diplexer for the RX and TX signals. The antenna switch is
controlled by the RF ASIC using the control signals VANT1, VANT2 and VANT3.
The table below shows the possible different switching states.
To switch the TX-GSM 1800/1900 path both signals VANT2 and VANT3 have to be a ctivated .
Receiver
Each receiver path is a direct conversion linear receiver. From the antenna, the received RF
signal is fed to the antenna switch module where a diplexer first divides the signal to two separate paths for the low band and the two high bands. Then the paths are passing the Rx/Tx
switches and the high band signal passes an additional GSM1800/1900 switch. As output of
the module three separate Rx connections are available.
These signals are fed to the SAW band filters, which let only the frequencies of the wanted
band pass on to the low noise amplifiers. The GSM1900 LNA is an external component, the
other two LNAs are integrated in the RF ASIC.
The received signal is down converted in the demodulator mixers and amplified in the AGC
gain stage to an appropriate baseband level and passed on as I and Q signal to the A/D converter in UEM for further digital signal processing.
Transmitter
The transmitter consists of two final frequency IQ-modulators and a power amplifier module
with separate paths for the lower band and the upper bands, an d a power control loop. The IQmodulators are integrated in the RF ASIC, as well as the operational amplifiers of the power
control loop.
The power amplifier module contains power detectors. In GMSK mode, the power is controlled
by adjusting the DC bias levels of the power amplifiers. In EDGE mode, the power is controlled
by adjusting ALC in Helgo RFIC.
Frequency synthesizer
One PLL synthesizer generates all the required frequencies of the three bands for Rx and Tx
operation. The VCO frequency is divided by 2 or by 4 in the RF ASIC d epending on the active
band. This allows the generation of all the frequencies in the GSM900, GSM1800 and
GSM1900 bands, both RX and TX range. The frequency synthesizer is integrated in the RF
ASIC (Helgo) except for the VCTCXO, VCO, and the loop filter.
The VCTCXO (Volt age Controlled T emperature Compensated Crystal Oscillator) generates the
clock frequency of 26 MHz. This frequency is buffered in the RF ASIC and fed to the UPP. Additionally , it is used as the reference fre quency for the RF PLL. The frequency of the VCTCXO
is locked into the frequency of the base statio n with the help of an AFC volt age which is generated in the UEM by an 11 bit D/A converter.
The PLL (phase locked loop) locks the VCO frequency into a stable frequency source, given
by the VCTCXO. The PLL is located in the RF ASIC and is controlled through the RFBus.
The loop filter generates a DC control voltage for the VCO from the charge pump pulses of the
phase detector.
■ Signal paths
Receiver signal paths
VRF_RXVLNA
VBB
2.7V
10mA
GPIO
VLO
Divide
by 2/4
Rx part of RF ASIC
VF_RX
INTEGRATED
LOW-PASS FILTERS
AND AGC FUNCTION
BUILT-IN DC COMP.
Bi-directional
Interface
VDIG
VBB
Serial
HB BP
LC
LB LP
LC
Antenna
Switch
Module
CTRL inputs
1900 Tx
1900 Rx
SAW
ESD
FILTER
900 Tx
LC
LC
Balun
LNAB_P
LNA_P
1800 Rx
SAW
900 Rx
SAW
VR6
VR5
VR4
VR3
VR2
VR1
VBB
VLO
VPRE
VRF_RX
VF_RX
VPAB_VLNA
VDIG
VRF_TX
VCP
VRF_TX,VBB,VLO,VTX
Rx part of RF ASIC
From the antenna-pad, the RF signal is fed dir ectly to the antenna switch module. Depending
on the control signals VC1, VC2, VC3, the antenna port is connected to one of the Rx ports
RX1, RX2, RX3. From these ports the signal is passed on to the band filters:
•GSM 900: RX1 -> GSM900 SAW filter
•GSM1800: RX2 -> GSM1800 SAW filter
RXIP
RXQP
RESET
SLE
SCLK
SDATA
VR7
2 dB
Balun
Att
VCO Module
•GSM1900: RX3 -> GSM1900 SAW filter
The antenna switch has the following typical insertion losses in the Rx mode from its input to
output ports:
•GSM 900: 1.3 dB
•GSM 1800: 1.6 dB
•GSM 1900: 1.6 dB
The SAW filters provide the wanted out-of-band blocking immunity. The SAW filters have approximately 2.5 to 3 dB insertion loss.
The GSM 900 and the GSM 1800 filters are matched to the corresponding LNA inputs of the
RF ASIC with a differential matching network (LC-type).
For GSM 1900, an external LNA provides a gain of approximately 17 dB. For conversion of the
unbalanced output port to the balances input port of the RF ASIC a balun is applied, followed
by a differential matching network (LC-type).
After amplification in the RF ASIC, the RX signals are down-converted to the baseband I and
Q signals and further amplified by the AGC stages. This signal is passed on to the analog-todigital converters in UEM.
The RX paths of the RF ASIC consist of the following sub units:
•Separate LNAs for each of the bands: GSM900, and GSM1800.
•Two PRE-GAIN amplifiers, one for GSM900 and one common for GSM1800 and
GSM1900.
•Two passive I/Q mixers (MIX), one for GSM900 and one common for GSM1800
and GSM1900.
The BB signal paths consist of:
•Integrated BB channel select filter, 3
paths for I and Q-channel. Each channel consists of 2 stages, 1st stage (DT OS) is a
single ended converter with 1st order RC filter, 2nd stage is an active RC modified
Sallen-Key biquad.
rd
order tunable active RC-type with equal
•Automatic gain control (AGC): DTOS has two gain stages producing a 6 dB or 18
dB gain.
•Attenuators in AGC-path.
•DC compensation / AGC amplifiers.
The differential base band amplifiers are internally DC-couple d. Their common mode levels are
set equal to the external reference voltage VrefRF 01. The base band outputs RXIP and RXQP
are single-ended and connected directly to the diff erential ADC inputs (RXI->RXIINP and RXQ>RXQINP) of the UEM-ASIC. Its common mode level is set equal to the external reference voltage VrefRF02.
Vtxb 850/900Iref 850/900Iref 1800/1900Vdetect 850/900Vdetect 1800/1900 Vpctrl 850/900Vpctr l 1800/19 00Vmod e
Vtxb 1800/1900
Balun
LNAB_P
LNA_P
1800 Rx
SAW
900 Rx
SAW
EGSM
Pull-up
Network
900 Tx
VBB
VLO
VPRE
VRF_RX
VF_RX
VPAB_VLNA
VDIG
VRF_TX
VCP
VRF_TX,VBB,VLO,VTX
Analog AGC
SAW
EGSM
Analog AGC
Balun
VR6
VR5
VR4
VR3
VR2
VR1
VRF_RXVLNA
VF_RX
INTEGRATED
LOW-PASS FILTERS
AND AGC FUNCTION
BUILT-IN DCCOMP.
Digital AGC
Digital AGC
Digital AGC
Digital AGC
VLO
Divide
by 2/4
1k2
s7
s3
VBB
2.7V
10mA
GPIO
VBB
VDIG
VPRE,VDIG,VCP
Bi-directional
Serial
Interface
VDIG
VDIG
temp
sensor
PLL
Divide
by two
Balun
VR3
VCTCXO Module
RXIP
RXQP
RFTEMP
VR7
2 dB
Att
VCO Module
RESET
SLE
SCLK
SDATA
TXIP
TXIM
TXQP
TXQM
AFC D/A
REFCLK
TXA
8-PSK Feed-back
GMSK Feed-back
VBB, GND_BB
s6
PCTRL enable
s1
s5
s2
VDIG
VB_ext
bias
RB_ext
gen
R_ref
PA Detect
detector
feedback
network
2.7V
10/40mAGPIO
VPAB,VBB
Helgo
Helgo
The baseband I and Q signals, coming from UEM, are mixe d u p to the tran smittin g fre quency
in the RF ASIC.
The low band signal passes a SAW band filter. The SAW filter converts the balanced output
signal of the RF ASIC to a single-ended signal for the power amplifier input.
The high band signal passes a balun to convert it to a single-ended signal.
Both paths are connected to the power amplifier module via a 1dB attenuator . This module gen-
erates the required RF level to transmit a 2W signal in the low band and a 1W signal in the two
high bands. It contains two separate amplifiers for low band and high band.
The output signals of the PA module are fed to the antenna switch module, where the active
signal is connected to the antenna port.
In GMSK mode, the output signal of the RF ASIC has const ant level as the ALC a mplifiers are
set to constant gain. The different power levels are generated by the gain variation of the power
amplifier.
In EDGE mode, the ALC amplifiers generate the different power levels and the P A is set to constant gain.
Frequency synthesizer signals
The reference oscillator is implemented as Voltage Controlled Temperature Compensated
Crystal Oscillator (VCTCXO) module. The component is located in the Small Signal chamber.
The VCTCXO generates the clock frequency of 26 MHz.
The reference oscillator has two functions:
•Reference frequency for the PLL synthesizer.
•System clock for baseband part. The frequency is buffered in the RF ASIC and
fed to the UPP (signal VCTCXO = 26 MHz, output REFOUT of the RF ASIC).
The frequency of the VCTCXO is locked into the frequency of the base station with the help of
the AFC signal. This AFC voltage is generated in the UEM by an 1 1 bit D/A converter and tunes
the oscillator.
The AFC voltage is calculated using the values "AFC value" and "AFC slope", which are determined during Rx calibration of the low band.
The VCO is able to generate frequencies in the range of 3296MHz to 3980MHz. The actual
frequency is controlled by a PLL (Phase locked loop) circuit, which compares the VCO frequency to the reference frequency from the VCTCXO. The charge pump of the PLL generates pu lse
to charge/discharge the capacitors in the loop filter. The output voltage of this filter tunes the
frequency of the VCO.
The valid range of Vc is 0.7V– 3.8V when the PLL is in steady state. The typical tuning sensitivity is 250MHz/V.