NEC V850ES-HF2 User Manual
Preliminary User’s Manual
V850ES/HF2
32-Bit Single-Chip Microcontrollers
Hardware
µ
PD70F3702
µ
PD70F3703
µ
PD70F3704
Document No. U17719EJ1V0UD00 (1st edition)
Date Published December 2005 N CP(K)
Printed in Japan
2005
[MEMO]
2
Preliminary User’s Manual U17719EJ1V0UD
NOTES FOR CMOS DEVICES
1
VOLTAGE APPLICATION WAVEFORM AT INPUT PIN
Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the
CMOS device stays in the area between V
malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed,
and also in the transition period when the input level passes through the area between V
V
IH
(MIN).
HANDLING OF UNUSED INPUT PINS
2
Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is
possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS
devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed
high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V
via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must
be judged separately for each device and according to related specifications governing the device.
3
PRECAUTION AGAINST ESD
A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and
ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as
much as possible, and quickly dissipate it when it has occurred. Environmental control must be
adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that
easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static
container, static shielding bag or conductive material. All test and measurement tools including work
benches and floors should be grounded. The operator should be grounded using a wrist strap.
Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for
PW boards with mounted semiconductor devices.
IL
(MAX) and VIH (MIN) due to noise, etc., the device may
IL
(MAX) and
DD
or GND
4
STATUS BEFORE INITIALIZATION
Power-on does not necessarily define the initial status of a MOS device. Immediately after the power
source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does
not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the
reset signal is received. A reset operation must be executed immediately after power-on for devices
with reset functions.
5
POWER ON/OFF SEQUENCE
In the case of a device that uses different power supplies for the internal operation and external
interface, as a rule, switch on the external power supply after switching on the internal power supply.
When switching the power supply off, as a rule, switch off the external power supply and then the
internal power supply. Use of the reverse power on/off sequences may result in the application of an
overvoltage to the internal elements of the device, causing malfunction and degradation of internal
elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related
specifications governing the device.
6
INPUT OF SIGNAL DURING POWER OFF STATE
Do not input signals or an I/O pull-up power supply while the device is not powered. The current
injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and
the abnormal current that passes in the device at this time may cause degradation of internal elements.
Input of signals during the power off state must be judged separately for each device and according to
related specifications governing the device.
Preliminary User’s Manual U17719EJ1V0UD
3
MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany.
•
The information contained in this document is being issued in advance of the production cycle for the
product. The parameters for the product may change before final production or NEC Electronics
Corporation, at its own discretion, may withdraw the product prior to its production.
•
Not all products and/or types are available in every country. Please check with an NEC Electronics sales
representative for availability and additional information.
No part of this document may be copied or reproduced in any form or by any means without the prior written consent
•
of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property
•
rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other
liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
patents, copyrights or other intellectual property rights of NEC Electronics or others.
Descriptions of circuits, software and other related information in this document are provided for illustrative purposes
•
in semiconductor product operation and application examples. The incorporation of these circuits, software and
information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC
Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of
these circuits, software and information.
While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products,
•
customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products,
customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and
anti-failure features.
NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
•
The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated
"quality assurance program" for a specific application. The recommended applications of an NEC Electronics
products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC
Electronics product before using it in a particular application.
"Standard":
"Special":
"Specific":
Computers, office equipment, communications equipment, test and measurement equipment, audio and
visual equipment, home electronic appliances, machine tools, personal electronic equipment and
industrial robots.
Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life
support).
Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support
systems and medical equipment for life support, etc.
The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC
Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications
not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to
determine NEC Electronics' willingness to support a given application.
(Note)
(1)
"NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its
majority-owned subsidiaries.
(2)
"NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as
defined above).
M5 D 02 . 11-1
4
Preliminary User’s Manual U17719EJ1V0UD
PREFACE
Readers This manual is intended for users who wish to understand the functions of the
V850ES/HF2 and design application systems using the V850ES/HF2.
Purpose This manual is intended to give users an understanding of the hardware functions of
the V850ES/HF2 shown in the Organization below.
Organization This manual is divided into two parts: Hardware (this manual) and Architecture
(V850ES Architecture User’s Manual).
Hardware Architecture
• Pin functions • Data types
• CPU function • Register set
• On-chip peripheral functions • Instruction format and instruction set
• Flash memory programming • Interrupts and exceptions
• Electrical specifications (target) • Pipeline operation
How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of
electrical engineering, logic circuits, and microcontrollers.
To understand the overall functions of the V850ES/HF2
→ Read this manual according to the CONTENTS.
To find the details of a register where the name is known
→ Use APPENDIX A REGISTER INDEX.
To understand the details of an instruction function
→ Refer to the V850ES Architecture User’s Manual available separately.
To know the electrical specifications of the V850ES/HF2
→ See CHAPTER 25 ELECTRICAL SPECIFICATIONS (TARGET).
Register format
→ The name of the bit whose number is in angle brackets (<>) in the figure of the
register format of each register is defined as a reserved word in the device file.
The “yyy bit of the xxx register” is described as the “xxx.yyy bit” in this manual. Note
with caution that if “xxx.yyy” is described as is in a program, however, the
compiler/assembler cannot recognize it correctly.
Preliminary User’s Manual U17719EJ1V0UD
5
Conventions Data significance: Higher digits on the left and lower digits on the right
Active low representation: xxx (overscore over pin or signal name)
Memory map address: Higher addresses on the top and lower addresses on
the bottom
Note: Footnote for item marked with Note in the text
Caution: Information requiring particular attention
Remark: Supplementary information
Numeric representation: Binary ... xxxx or xxxxB
Decimal ... xxxx
Hexadecimal ... xxxxH
Prefix indicating power of 2
(address space, memory
capacity): K (kilo): 2
M (mega): 2
G (giga): 2
10
= 1,024
20
= 1,0242
30
= 1,0243
6
Preliminary User’s Manual U17719EJ1V0UD
Related Documents The related documents indicated in this publication may include preliminary versions.
However, preliminary versions are not marked as such.
Documents related to V850ES/HF2
Document Name Document No.
V850ES Architecture User’s Manual U15943E
V850ES/HF2 Hardware User’s Manual This manual
Documents related to development tools
Document Name Document No.
CA850 Ver. 3.00 C Compiler Package
PM+ Ver. 6.00 Project Manager U17178E
ID850QB Ver. 3.10 Integrated Debugger Operation U17435E
SM850 Ver. 2.50 System Simulator Operation U16218E
SM850 Ver. 2.00 or Later System Simulator External Part User Open
RX850 Ver. 3.20 or Later Real-Time OS
RX850 Pro Ver. 3.20 Real-Time OS
AZ850 Ver. 3.30 System Performance Analyzer U17423E
PG-FP4 Flash Memory Programmer U15260E
Operation U17293E
C Language U17291E
Assembly Language U17292E
Link Directives U17294E
U14873E
Interface Specification
Basics U13430E
Installation U17419E
Technical U13431E
Task Debugger U17420E
Basics U13773E
Installation U17421E
Technical U13772E
Task Debugger U17422E
Preliminary User’s Manual U17719EJ1V0UD
7
CONTENTS
CHAPTER 1 INTRODUCTION..................................................................................................................15
1.1 General .....................................................................................................................................15
1.2 Features....................................................................................................................................17
1.3 Application Fields....................................................................................................................17
1.4 Ordering Information...............................................................................................................18
1.5 Pin Configuration (Top View) .................................................................................................19
1.6 Function Block Configuration ................................................................................................21
1.6.1 Internal block diagram................................................................................................................ 21
1.6.2 Internal units ..............................................................................................................................22
CHAPTER 2 PIN FUNCTIONS ................................................................................................................24
2.1 Pin Function List......................................................................................................................24
2.2 Description of Pin Functions..................................................................................................29
2.3 Pin I/O Circuit Types and Recommended Connection of Unused Pins.............................35
2.4 Pin I/O Circuits .........................................................................................................................37
CHAPTER 3 CPU FUNCTION .................................................................................................................39
3.1 Features....................................................................................................................................39
3.2 CPU Register Set .....................................................................................................................40
3.2.1 Program register set ..................................................................................................................41
3.2.2 System register set ....................................................................................................................42
3.3 Operation Modes .....................................................................................................................48
3.3.1 Specifying operation mode ........................................................................................................48
3.4 Address Space.........................................................................................................................49
3.4.1 CPU address space ...................................................................................................................49
3.4.2 Wraparound of CPU address space ..........................................................................................50
3.4.3 Memory map .............................................................................................................................. 51
3.4.4 Areas .........................................................................................................................................53
3.4.5 Recommended use of address space........................................................................................56
3.4.6 Peripheral I/O registers ..............................................................................................................59
3.4.7 Special registers ........................................................................................................................66
3.4.8 Cautions..................................................................................................................................... 70
CHAPTER 4 PORT FUNCTIONS ............................................................................................................73
4.1 Features....................................................................................................................................73
4.2 Basic Configuration of Ports..................................................................................................73
4.3 Port Functions .........................................................................................................................75
4.3.1 Operation of port function ..........................................................................................................75
4.3.2 Notes on setting port pins ..........................................................................................................76
4.3.3 Port 0 .........................................................................................................................................77
4.3.4 Port 3 .........................................................................................................................................83
4.3.5 Port 4 .........................................................................................................................................89
4.3.6 Port 5 .........................................................................................................................................92
4.3.7 Port 7 .........................................................................................................................................98
4.3.8 Port 9 .......................................................................................................................................100
8
Preliminary User’s Manual U17719EJ1V0UD
4.3.9 Port CM ................................................................................................................................... 109
4.3.10 Port CS.................................................................................................................................... 111
4.3.11 Port CT .................................................................................................................................... 113
4.3.12 Port DL .................................................................................................................................... 115
4.3.13 Port pins that function alternately as on-chip debug function................................................... 117
4.3.14 Register settings to use port pins as alternate-function pins.................................................... 118
4.4 Block Diagrams of Port.........................................................................................................122
4.5 Cautions .................................................................................................................................147
4.5.1 Cautions on setting port pins ................................................................................................... 147
CHAPTER 5 CLOCK GENERATION FUNCTION ...............................................................................148
5.1 Overview.................................................................................................................................148
5.2 Configuration.........................................................................................................................149
5.3 Registers ................................................................................................................................151
5.4 Operation................................................................................................................................156
5.4.1 Operation of each clock ........................................................................................................... 156
5.4.2 Clock output function ............................................................................................................... 156
5.5 PLL Function..........................................................................................................................157
5.5.1 Overview ................................................................................................................................. 157
5.5.2 Registers ................................................................................................................................. 157
5.5.3 Usage ......................................................................................................................................161
CHAPTER 6 16-BIT TIMER/EVENT COUNTER P (TMP) .................................................................162
6.1 Overview.................................................................................................................................162
6.2 Functions ...............................................................................................................................162
6.3 Configuration.........................................................................................................................163
6.4 Registers ................................................................................................................................165
6.5 Operation................................................................................................................................179
6.5.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000) ............................................................. 180
6.5.2 External event count mode (TPnMD2 to TPnMD0 bits = 001) ................................................. 190
6.5.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010) ..................................... 198
6.5.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011) .............................................. 210
6.5.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100).............................................................. 217
6.5.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101) .................................................... 226
6.5.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110) ........................................ 243
6.5.8 Timer output operations........................................................................................................... 249
6.6 Timer Tuned Operation Function ........................................................................................250
6.7 Selector Function ..................................................................................................................254
6.8 Cautions .................................................................................................................................256
CHAPTER 7 16-BIT TIMER/EVENT COUNTER Q (TMQ) ................................................................257
7.1 Overview.................................................................................................................................257
7.2 Functions ...............................................................................................................................257
7.3 Configuration.........................................................................................................................258
7.4 Registers ................................................................................................................................261
7.5 Operation................................................................................................................................279
7.5.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000) ............................................................ 280
7.5.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001) ................................................ 289
Preliminary User’s Manual U17719EJ1V0UD
9
7.5.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010) ....................................298
7.5.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011).............................................. 311
7.5.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100) .............................................................320
7.5.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101) ...................................................331
7.5.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110) ........................................ 351
7.5.8 Triangular wave PWM mode (TQ0MD2 to TQ0MD0 = 111) ....................................................357
7.5.9 Timer output operations ...........................................................................................................358
7.6 Timer Tuned Operation Function........................................................................................ 359
7.7 Cautions ................................................................................................................................ 363
CHAPTER 8 16-BIT INTERVAL TIMER M (TMM) ............................................................................ 364
8.1 Overview................................................................................................................................ 364
8.2 Configuration ........................................................................................................................ 365
8.3 Register ................................................................................................................................. 366
8.4 Operation............................................................................................................................... 367
8.4.1 Interval timer mode ..................................................................................................................367
8.4.2 Cautions................................................................................................................................... 371
CHAPTER 9 WATCH TIMER FUNCTIONS ........................................................................................ 372
9.1 Functions............................................................................................................................... 372
9.2 Configuration ........................................................................................................................ 373
9.3 Registers ............................................................................................................................... 375
9.4 Operation............................................................................................................................... 379
9.4.1 Operation as watch timer .........................................................................................................379
9.4.2 Operation as interval timer ....................................................................................................... 380
9.4.3 Cautions................................................................................................................................... 381
CHAPTER 10 FUNCTIONS OF WATCHDOG TIMER 2 ................................................................... 382
10.1 Functions............................................................................................................................... 382
10.2 Configuration ........................................................................................................................ 383
10.3 Registers ............................................................................................................................... 384
10.4 Operation............................................................................................................................... 387
CHAPTER 11 A/D CONVERTER ......................................................................................................... 388
11.1 Overview................................................................................................................................ 388
11.2 Functions............................................................................................................................... 388
11.3 Configuration ........................................................................................................................ 389
11.4 Registers ............................................................................................................................... 392
11.5 Operation............................................................................................................................... 400
11.5.1 Basic operation ........................................................................................................................ 400
11.5.2 Trigger mode ...........................................................................................................................401
11.5.3 Operation mode ....................................................................................................................... 403
11.5.4 Power-fail compare mode ........................................................................................................ 407
11.6 Cautions ................................................................................................................................ 412
11.7 How to Read A/D Converter Characteristics Table........................................................... 416
CHAPTER 12 ASYNCHRONOUS SERIAL INTERFACE A (UARTA) ............................................. 420
12.1 Features................................................................................................................................. 420
10
Preliminary User’s Manual U17719EJ1V0UD
Configuration.........................................................................................................................421
12.2
12.3 Registers ................................................................................................................................423
12.4 Interrupt Request Signals.....................................................................................................429
12.5 Operation................................................................................................................................430
12.5.1 Data format.............................................................................................................................. 430
12.5.2 SBF transmission/reception format.......................................................................................... 432
12.5.3 SBF transmission .................................................................................................................... 434
12.5.4 SBF reception.......................................................................................................................... 435
12.5.5 UART transmission.................................................................................................................. 436
12.5.6 Continuous transmission procedure ........................................................................................437
12.5.7 UART reception....................................................................................................................... 439
12.5.8 Reception errors ...................................................................................................................... 440
12.5.9 Parity types and operations ..................................................................................................... 442
12.5.10 Receive data noise filter ..........................................................................................................443
12.6 Dedicated Baud Rate Generator .......................................................................................... 444
12.7 Cautions .................................................................................................................................452
CHAPTER 13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) ....................................................453
13.1 Features..................................................................................................................................453
13.2 Configuration.........................................................................................................................454
13.3 Registers ................................................................................................................................456
13.4 Interrupt Request Signals.....................................................................................................463
13.5 Operation................................................................................................................................464
13.5.1 Single transfer mode (master mode, transmission/reception mode)........................................ 464
13.5.2 Single transfer mode (master mode, reception mode)............................................................. 465
13.5.3 Continuous mode (master mode, transmission/reception mode)............................................. 466
13.5.4 Continuous mode (master mode, reception mode).................................................................. 467
13.5.5 Continuous reception mode (error).......................................................................................... 468
13.5.6 Continuous mode (slave mode, transmission/reception mode) ............................................... 469
13.5.7 Continuous mode (slave mode, reception mode) ....................................................................470
13.5.8 Clock timing............................................................................................................................. 471
13.6 Output Pin Status with Operation Disabled .......................................................................473
13.7 Operation Flow ......................................................................................................................474
13.8 Baud Rate Generator ............................................................................................................480
13.8.1 Baud rate generation ............................................................................................................... 481
13.9 Cautions .................................................................................................................................482
CHAPTER 14 INTERRUPT/EXCEPTION PROCESSING FUNCTION ...............................................483
14.1 Features..................................................................................................................................483
14.2 Non-Maskable Interrupts ......................................................................................................486
14.2.1 Operation................................................................................................................................. 488
14.2.2 Restore.................................................................................................................................... 489
14.2.3 NP flag..................................................................................................................................... 490
14.3 Maskable Interrupts ..............................................................................................................491
14.3.1 Operation................................................................................................................................. 491
14.3.2 Restore.................................................................................................................................... 493
14.3.3 Priorities of maskable interrupts ..............................................................................................494
14.3.4 Interrupt control register (xxICn) .............................................................................................. 498
Preliminary User’s Manual U17719EJ1V0UD
11
14.3.5 Interrupt mask registers 0 to 2 (IMR0 to IMR2)........................................................................ 500
14.3.6 In-service priority register (ISPR).............................................................................................501
14.3.7 ID flag ......................................................................................................................................502
14.3.8 Watchdog timer mode register 2 (WDTM2) .............................................................................502
14.4 Software Exception .............................................................................................................. 503
14.4.1 Operation................................................................................................................................. 503
14.4.2 Restore ....................................................................................................................................504
14.4.3 EP flag ..................................................................................................................................... 505
14.5 Exception Trap...................................................................................................................... 506
14.5.1 Illegal opcode definition ...........................................................................................................506
14.5.2 Debug trap ............................................................................................................................... 508
14.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7) ................................... 510
14.6.1 Noise elimination .....................................................................................................................510
14.6.2 Edge detection.........................................................................................................................510
14.7 Interrupt Acknowledge Time of CPU .................................................................................. 516
14.8 Periods in Which Interrupts Are Not Acknowledged by CPU.......................................... 517
14.9 Cautions ................................................................................................................................ 517
CHAPTER 15 KEY INTERRUPT FUNCTION ..................................................................................... 518
15.1 Function................................................................................................................................. 518
15.2 Register ................................................................................................................................. 519
15.3 Cautions ................................................................................................................................ 519
CHAPTER 16 STANDBY FUNCTION .................................................................................................. 520
16.1 Overview................................................................................................................................ 520
16.2 Registers ............................................................................................................................... 522
16.3 HALT Mode............................................................................................................................ 525
16.3.1 Setting and operation status ....................................................................................................525
16.3.2 Releasing HALT mode............................................................................................................. 525
16.4 IDLE1 Mode ........................................................................................................................... 527
16.4.1 Setting and operation status ....................................................................................................527
16.4.2 Releasing IDLE1 mode............................................................................................................ 527
16.5 IDLE2 Mode ........................................................................................................................... 529
16.5.1 Setting and operation status ....................................................................................................529
16.5.2 Releasing IDLE2 mode............................................................................................................ 529
16.5.3 Securing setup time when releasing IDLE2 mode ...................................................................531
16.6 STOP Mode............................................................................................................................ 532
16.6.1 Setting and operation status ....................................................................................................532
16.6.2 Releasing STOP mode ............................................................................................................532
16.6.3 Securing oscillation stabilization time when releasing STOP mode ......................................... 534
16.7 Subclock Operation Mode ................................................................................................... 535
16.7.1 Setting and operation status ....................................................................................................535
16.7.2 Releasing subclock operation mode ........................................................................................535
16.8 Sub-IDLE Mode ..................................................................................................................... 537
16.8.1 Setting and operation status ....................................................................................................537
16.8.2 Releasing sub-IDLE mode ....................................................................................................... 538
CHAPTER 17 RESET FUNCTIONS ..................................................................................................... 540
12
Preliminary User’s Manual U17719EJ1V0UD
Overview.................................................................................................................................540
17.1
17.2 Registers to Check Reset Source........................................................................................541
17.3 Operation................................................................................................................................542
17.3.1 Reset operation via RESET pin ............................................................................................... 542
17.3.2 Reset operation by watchdog timer 2 ...................................................................................... 544
17.3.3 Reset operation by power-on-clear circuit ...............................................................................545
17.3.4 Reset operation by low-voltage detector.................................................................................. 545
17.3.5 Reset operation by clock monitor ............................................................................................ 545
CHAPTER 18 CLOCK MONITOR ......................................................................................................... 546
18.1 Functions ...............................................................................................................................546
18.2 Configuration.........................................................................................................................546
18.3 Register ..................................................................................................................................547
18.4 Operation................................................................................................................................548
CHAPTER 19 POWER-ON-CLEAR CIRCUIT ......................................................................................551
19.1 Function .................................................................................................................................551
19.2 Configuration.........................................................................................................................551
19.3 Operation................................................................................................................................552
CHAPTER 20 LOW-VOLTAGE DETECTOR........................................................................................553
20.1 Functions ...............................................................................................................................553
20.2 Configuration.........................................................................................................................553
20.3 Registers ................................................................................................................................554
20.4 Operation................................................................................................................................556
20.4.1 To use for internal reset signal ................................................................................................556
20.4.2 To use for interrupt .................................................................................................................. 558
20.5 RAM Retention Voltage Detection Operation.....................................................................559
20.6 Emulation Function...............................................................................................................560
CHAPTER 21 REGULATOR ..................................................................................................................561
21.1 Overview.................................................................................................................................561
21.2 Operation................................................................................................................................562
CHAPTER 22 FLASH MEMORY...........................................................................................................563
22.1 Features..................................................................................................................................563
22.1.1 Erasure unit .............................................................................................................................564
22.2 Rewriting by Dedicated Flash Programmer .......................................................................565
22.2.1 Programming environment ...................................................................................................... 565
22.2.2 Communication mode.............................................................................................................. 566
22.2.3 Flash memory control .............................................................................................................. 571
22.2.4 Selection of communication mode........................................................................................... 572
22.2.5 Communication commands ..................................................................................................... 573
22.2.6 Pin connection ......................................................................................................................... 574
22.2.7 Recommended circuit example for writing ............................................................................... 578
22.3 Rewriting by Self Programming...........................................................................................579
22.3.1 Overview ................................................................................................................................. 579
22.3.2 Features ..................................................................................................................................580
Preliminary User’s Manual U17719EJ1V0UD
13
22.3.3 Standard self programming flow ..............................................................................................581
22.3.4 Flash functions.........................................................................................................................582
22.3.5 Pin processing .........................................................................................................................582
22.3.6 Internal resources used ...........................................................................................................583
CHAPTER 23 OPTION BYTE FUNCTION .......................................................................................... 584
CHAPTER 24 ON-CHIP DEBUG FUNCTION ..................................................................................... 585
24.1 Features................................................................................................................................. 585
24.2 Connection Circuit Example................................................................................................ 586
24.3 Interface Signals................................................................................................................... 587
24.4 Register ................................................................................................................................. 589
24.5 Operation............................................................................................................................... 590
24.6 ROM Security Function........................................................................................................ 591
24.6.1 Security ID ...............................................................................................................................591
24.6.2 Setting .....................................................................................................................................592
24.7 Cautions ................................................................................................................................ 593
CHAPTER 25 ELECTRICAL SPECIFICATIONS (TARGET).............................................................. 594
25.1 Absolute Maximum Ratings ................................................................................................ 594
25.2 Capacitance........................................................................................................................... 596
25.3 Operating Conditions........................................................................................................... 596
25.4 Oscillator Characteristics.................................................................................................... 597
25.4.1 Main clock oscillator characteristics.........................................................................................597
25.4.2 Subclock oscillator characteristics ...........................................................................................598
25.4.3 PLL characteristics ..................................................................................................................599
25.4.4 Internal oscillator characteristics..............................................................................................599
25.5 Voltage Regulator Characteristics...................................................................................... 599
25.6 DC Characteristics ............................................................................................................... 600
25.6.1 I/O level ...................................................................................................................................600
25.6.2 Pin leakage current..................................................................................................................601
25.6.3 Supply current..........................................................................................................................602
25.7 Data Retention Characteristics ........................................................................................... 603
25.8 AC Characteristics ............................................................................................................... 604
25.8.1 CLKOUT output timing............................................................................................................. 605
25.9 Basic Operation .................................................................................................................... 606
25.10 Flash Memory Programming Characteristics.................................................................... 613
CHAPTER 26 PACKAGE DRAWING .................................................................................................. 614
APPENDIX A REGISTER INDEX ......................................................................................................... 615
APPENDIX B INSTRUCTION SET LIST ............................................................................................. 622
B.1 Conventions .......................................................................................................................... 622
B.2 Instruction Set (in Alphabetical Order) .............................................................................. 625
14
Preliminary User’s Manual U17719EJ1V0UD
CHAPTER 1 INTRODUCTION
The V850ES/HF2 is one of the products in the NEC Electronics V850 Series of single-chip microcontrollers
designed for low-power operation for real-time control applications.
1.1 General
The V850ES/HF2 is a 32-bit single-chip microcontroller that includes the V850ES CPU core and peripheral
functions such as ROM/RAM, a timer/counter, serial interfaces, and an A/D converter.
In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850ES/HF2 features
multiply instructions, saturated operation instructions, bit manipulation instructions, etc., realized by a hardware
multiplier, as optimum instructions for digital servo control applications.
Table 1-1 lists the products of the V850ES/HF2.
Preliminary User’s Manual U17719EJ1V0UD
15
CHAPTER 1 INTRODUCTION
Table 1-1. V850ES/HF2 Product List
Part Number
µ
PD70F3702
µ
PD70F3703
µ
PD70F3704
Flash memory 64 KB 128 KB 256 KB Internal memory
RAM 12 KB
Memory space Logical space 64 MB
General-purpose register 32 bits × 32 registers
Main clock (oscillation frequency)
Subclock (oscillation frequency)
Ceramic/crystal/external clock
• In PLL mode: f
• In clock through mode: f
X = 4 to 5 MHz
X = 4 to 5 MHz
Crystal/external clock: f
XT = 32.768 kHz
RC oscillation: 20 kHz
Internal oscillator fR = 200 kHz (TYP.)
Minimum instruction execution time 50 ns (main clock (fXX) = 20 MHz operation)
DSP function
32 × 32 = 64: 200 to 250 ns (at 20 MHz)
32 × 32 + 32 = 32: 300 ns (at 20 MHz)
16 × 16 = 32: 50 to 100 ns (at 20 MHz)
16 × 16 + 32 = 32: 150 ns (at 20 MHz)
I/O port I/O: 67
Timer
16-bit timer/event counter P: 4 channels
16-bit timer/event counter Q: 1 channel
16-bit interval timer M: 1 channel
Watchdog timer 2: 1 channel
Watch timer: 1 channel
A/D converter 10-bit resolution × 12 channels
Serial interface
CSIB: 2 channels
UARTA (for LIN): 2 channels
Interrupt source External: 9 (9)
Note
, internal: 32
Power save function HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode
Reset
RESET pin input, watchdog timer 2 (WDT2), clock monitor (CLM), POC circuit, low-voltage
detector (LVI)
On-chip debug function Provided (RUN/break)
Operating power supply voltage 3.5 to 5.5 V (A/D converter: 4.0 to 5.5 V)
Operating ambient temperature −40 to +85°C
Package 80-pin plastic TQFP (fine pitch) (12 × 12 mm)
Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.
16
Preliminary User’s Manual U17719EJ1V0UD
CHAPTER 1 INTRODUCTION
1.2 Features
Minimum instruction execution time: 50 ns (operating with main clock (fXX) of 20 MHz)
General-purpose registers: 32 bits × 32 registers
CPU features: Signed multiplication (16 × 16 → 32): 1 to 2 clocks
Signed multiplication (32 × 32 → 64): 1 to 5 clocks
Saturated operations (overflow and underflow detection functions included)
32-bit shift instruction: 1 clock
Bit manipulation instructions
Load/store instructions with long/short format
Memory space: 64 MB of linear address space (for programs and data)
• Internal memory: RAM: 12 KB
Flash memory: 64 KB/128 KB/256 KB (see Table 1-1)
Interrupts and exceptions: Non-maskable interrupts: 2 sources
Maskable interrupts: 39 sources
Software exceptions: 32 sources
Exception trap: 2 sources
I/O lines: I/O ports: 67
Timer function: 16-bit interval timer M (TMM): 1 channel
16-bit timer/event counter P (TMP): 4 channels
16-bit timer/event counter Q (TMQ): 1 channel
Watch timer: 1 channel
Watchdog timer 2: 1 channel
Serial interface: Asynchronous serial interface A (UARTA)
3-wire variable-length serial interface B (CSIB)
UARTA (supporting LIN): 2 channels
CSIB: 2 channels
A/D converter: 10-bit resolution: 12 channels
On-chip debug function: JTAG interface
Clock generator: During main clock or subclock operation
7-level CPU clock (f
XX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, fXT)
Clock-through mode/PLL mode selectable
Internal oscillation clock: 200 kHz (TYP.)
Power-save functions: HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode
Package: 80-pin plastic TQFP (fine pitch) (12 × 12)
1.3 Application Fields
Consumer devices
Preliminary User’s Manual U17719EJ1V0UD
17
CHAPTER 1 INTRODUCTION
1.4 Ordering Information
Part Number Package On-Chip Flash Memory
µ
PD70F3702GK-9EU-A
µ
PD70F3703GK-9EU-A
µ
PD70F3704GK-9EU-A
Remark Products with -A at the end of the part number are lead-free products.
80-pin plastic TQFP (fine pitch) (12 × 12)
80-pin plastic TQFP (fine pitch) (12 × 12)
80-pin plastic TQFP (fine pitch) (12 × 12)
64 KB
128 KB
256 KB
18
Preliminary User’s Manual U17719EJ1V0UD
1.5 Pin Configuration (Top View)
80-pin plastic TQFP (fine pitch) (12 × 12)
µ
PD70F3702GK-9EU-A
µ
PD70F3703GK-9EU-A
P70/ANI0
P71/ANI1
P72/ANI2
P73/ANI3
CHAPTER 1 INTRODUCTION
µ
PD70F3704GK-9EU-A
P74/ANI4
P75/ANI5
P76/ANI6
P77/ANI7
P78/ANI8
P79/ANI9
P710/ANI10
P711/ANI11
PDL11
PDL10
PDL9
PDL8
PDL7
PDL6
PDL5/FLMD1
PDL4
AV
REF0
AV
P00/TIP31/TOP31
P01/TIP30/TOP30
P02/NMI
P03/INTP0/ADTRG
P04/INTP1
Note 1
FLMD0
V
Note 2
REGC
V
X1
X2
RESET
XT1
XT2
P05/INTP2/DRST
P06/INTP3
P40/SIB0
P41/SOB0
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66
1
SS
2
3
4
5
6
7
8
DD
9
10
SS
11
12
13
14
15
16
17
18
19
20
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
SS
P39
EV
DD
EV
P38
64 6263 61
65
38 3937 40
36
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
PDL3
PDL2
PDL1
PDL0
PCT6
PCT4
PCT1
PCT0
PCM3
PCM2
PCM1/CLKOUT
PCM0
PCS1
PCS0
P915/INTP6
P914/INTP5
P913/INTP4/PCL
P99/SCKB1
P98/SOB1
P97/SIB1/TIP20/TOP20
P30/TXDA0
P42/SCKB0
Notes 1. Connect this pin to V
2. Connect the REGC pin to V
P33/TIP01/TOP01
P34/TIP10/TOP10
P31/RXDA0/INTP7
P35/TIP11/TOP11
P50/KR0/TIQ01/TOQ01
P32/ASCKA0/TOP01/TIP00/TOP00
SS in the normal mode.
SS via a 4.7
Preliminary User’s Manual U17719EJ1V0UD
µ
F (preliminary value) capacitor.
P54/KR4/DCK
P55/KR5/DMS
P90/KR6/TXDA1
P91/KR7/RXDA1
P96/TIP21/TOP21
P51/KR1/TIQ02/TOQ02
P52/KR2/TIQ03/TOQ03/DDI
P53/KR3/TIQ00/TOQ00/DDO
19
CHAPTER 1 INTRODUCTION
Pin identification
ADTRG: A/D trigger input
ANI0 to ANI11: Analog input
ASCKA0: Asynchronous serial clock
AV
REF0: Analog reference voltage
AV
SS: Analog VSS
CLKOUT: Clock output
DCK: Debug clock
DDI: Debug data input
DDO: Debug data output
DMS: Debug mode select
DRST: Debug reset
EV
DD: Power supply for port
EVSS: Ground for port
FLMD0, FLMD1: Flash programming mode
INTP0 to INTP7: External interrupt request
KR0 to KR7: Key return
NMI: Non-maskable interrupt request
P00 to P06: Port 0
P30 to P35,
P38, P39: Port 3
P40 to P42: Port 4
P50 to P55: Port 5
P70 to P711: Port 7
P90, P91,
P96 to P99,
P913 to P915: Port 9
PCL: Programmable clock output
PCM0 to PCM3: Port CM
PCS0, PCS1: Port CS
PCT0, PCT1,
PCT4, PCT6: Port CT
PDL0 to PDL11: Port DL
REGC: Regulator control
RESET: Reset
RXDA0, RXDA1: Receive data
SCKB0, SCKB1: Serial clock
SIB0, SIB1: Serial input
SOB0, SOB1: Serial output
TIP00, TIP01,
TIP10, TIP11,
TIP20, TIP21,
TIP30, TIP31,
TIQ00 to TIQ03: Timer input
TOP00, TOP01,
TOP10, TOP11,
TOP20, TOP21,
TOP30, TOP31,
TOQ00 to TOQ03: Timer output
TXDA0, TXDA1: Transmit data
V
DD: Power supply
VSS: Ground
X1, X2: Crystal for main clock
XT1, XT2: Crystal for subclock
20
Preliminary User’s Manual U17719EJ1V0UD
1.6 Function Block Configuration
1.6.1 Internal block diagram
NMI
INTP0 to INTP7
INTC
CHAPTER 1 INTRODUCTION
Flash
memory
Note
PC
CPU
Instruction
queue
TIQ00 to TIQ03
TOQ00 to TOQ03
TIP00 to TIP30,
TIP01 to TIP31
TOP00 to TOP30,
TOP01 to TOP31
SIB0, SIB1
SOB0, SOB1
SCKB0, SCKB1
TXDA0, TXDA1
RXDA0, RXDA1
KR0 to KR7
Note
16-bit timer/
counter Q:
16-bit timer/
counter P:
interval
timer M:
CSIB: 2 ch
UARTA:
ASCKA0
Watchdog
Watch timer
Key return
function
µ
PD70F3702: 64 KB
µ
PD70F3703: 128 KB
µ
PD70F3704: 256 KB
1 ch
4 ch
16-bit
1 ch
2 ch
timer 2
RAM
12 KB
registers 32 bits × 32
Ports
PCS0, PCS1
PCM0 to PCM3
PDL0 to PDL11
PCT0, PCT1, PCT4, PCT6
P90, P91, P96 to P99, P913 to P915
A/D
converter
32-bit barrel
shifter
System
registers
General-purpose
P50 to P55
P40 to P42
P70 to P711
P00 to P06
P30 to P35, P38, P39
ANI0 to ANI11
SS
AV
AV
REF0
ADTRG
On-chip
debug
function
Multiplier
16 × 16 → 32
ALU
Internal
oscillator
CLM
BCU
CG
PLL
POC
Regulator
DRST
DMS
DDI
DCK
DDO
LVI
PCL
CLKOUT
XT1
XT2
X1
X2
RESET
V
DD
V
SS
REGC
FLMD0
FLMD1
EV
DD
EV
SS
Preliminary User’s Manual U17719EJ1V0UD
21
CHAPTER 1 INTRODUCTION
1.6.2 Internal units
(1) CPU
The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic
logic operations, data transfers, and almost all other instruction processing.
Other dedicated on-chip hardware, such as a multiplier (16 bits × 16 bits → 32 bits) and a barrel shifter (32
bits) contribute to faster complex processing.
(2) Bus control unit (BCU)
The BCU controls the internal buses.
(3) ROM
This is a 256 KB/128 KB/64 KB flash memory mapped to addresses 0000000H to 003FFFFH/0000000H to
001FFFFH/0000000H to 000FFFFH. It can be accessed from the CPU in one clock during instruction fetch.
(4) RAM
This is a 12 KB RAM mapped to addresses 3FFC000H to 3FFEFFFH. It can be accessed from the CPU in
one clock during data access.
(5) Interrupt controller (INTC)
This controller handles hardware interrupt requests (NMI, INTP0 to INTP7) from on-chip peripheral hardware
and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and
multiple servicing control can be performed.
(6) Clock generator (CG)
A main clock oscillator that generates the main clock oscillation frequency (f
X) and a subclock oscillator that
generates the subclock oscillation frequency (fXT) are available. As the main clock frequency (fXX), fX is used as
is in the clock-through mode and is multiplied by four in the PLL mode.
The CPU clock frequency (f
CPU) can be selected from seven types: fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, and fXT.
(7) Internal oscillator
An internal oscillator is provided on chip. The oscillation frequency is 200 kHz (TYP.). An internal oscillator
supplies the clock for watchdog timer 2 and timer M.
(8) Timer/counter
Four-channel 16-bit timer/event counter P (TMP), one-channel 16-bit timer/event counter Q (TMQ), and one-
channel 16-bit interval timer M (TMM) are provided on chip.
(9) Watch timer
This timer counts the reference time period (0.5 s) for counting the clock (the 32.768 kHz from the subclock or
the 32.768 kHz f
BRG from prescaler 3). The watch timer can also be used as an interval timer for the main
clock.
(10) Watchdog timer 2
A watchdog timer is provided on chip to detect inadvertent program loops, system abnormalities, etc.
Either the internal oscillation clock or the main clock can be selected as the source clock.
Watchdog timer 2 generates a non-maskable interrupt request signal (INTWDT2) or a system reset signal
(WDT2RES) after an overflow occurs.
22
Preliminary User’s Manual U17719EJ1V0UD
(11) Serial interface
The V850ES/HF2 includes three kinds of serial interfaces: asynchronous serial interface A (UARTA) and 3-
wire variable-length serial interface B (CSIB).
In the case of UARTA, data is transferred via the TXDA0, TXDA1, RXDA0, and RXDA1 pins.
In the case of CSIB, data is transferred via the SOB0, SOB1, SIB0, SIB1, SCKB0, and SCKB1 pins.
(12) A/D converter
This 10-bit A/D converter includes 12 analog input pins. Conversion is performed using the successive
approximation method.
(13) Key interrupt function
A key interrupt request signal (INTKR) can be generated by inputting a falling edge to key input pins (8
channels).
(14) On-chip debug function
An on-chip debug function that uses the JTAG (Joint Test Action Group) communication specifications is
provided. Switching between the normal port function and on-chip debugging function is done with the
control pin input level and the on-chip debug mode register (OCDM).
(15) Ports
The general-purpose port functions and control pin functions are provided. For details, see CHAPTER 4
PORT FUNCTIONS.
CHAPTER 1 INTRODUCTION
Preliminary User’s Manual U17719EJ1V0UD
23
CHAPTER 2 PIN FUNCTIONS
This section explains the names and functions of the pins of the V850ES/HF2.
2.1 Pin Function List
Two I/O buffer power supplies, AV
the pins is shown below.
Power Supply Corresponding Pin
AVREF0 Port 7
EVDD Ports 0, 3 to 5, 9, CM, CS, CT, DL, RESET
(1) Port pins
REF0 and EVDD, are available. The relationship between the power supplies and
Table 2-1. Pin I/O Buffer Power Supplies
Table 2-2. List of Pins (Port Pins) (1/2)
Pin Name I/O Function Alternate Function
P00 TIP31/TOP31
P01 TIP30/TOP30
P02 NMI
P03 INTP0/ADTRG
P04 INTP1
P05 INTP2/D RST
P06
P30 TXDA0
P31 RXDA0/INTP7
P32 ASCKA0/TIP00/TOP00/TOP01
P33 TIP01/TOP01
P34 TIP10/TOP10
P35 TIP11/TOP11
P38
P39
P40 SIB0
P41 SOB0
P42
I/O
I/O
I/O
Port 0
7-bit I/O port
Input/output can be specified in 1-bit units.
Port 3
8-bit I/O port
Input/output can be specified in 1-bit units.
Port 4
3-bit I/O port
Input/output can be specified in 1-bit units.
INTP3
−
−
SCKB0
24
Preliminary User’s Manual U17719EJ1V0UD
CHAPTER 2 PIN FUNCTIONS
Table 2-2. List of Pins (Port Pins) (2/2)
Pin Name I/O Function Alternate Function
P50 KR0/TIQ01/TOQ01
P51 KR1/TIQ02/TOQ02
P52 KR2/TIQ03/TOQ03/DDI
P53 KR3/TIQ00/TOQ00/DDO
P54 KR4/DCK
P55
P70 to P711 I/O
P90 KR6/TXDA1
P91 KR7/RXDA1
P96 TIP21/TOP21
P97 SIB1/TIP20/TOP20
P98 SOB1
P99 SCKB1
P913 INTP4/PCL
P914 INTP5
P915
PCM0 –
PCM1 CLKOUT
PCM2 –
PCM3
PCS0 –
PCS1
PCT0 –
PCT1 –
PCT4 –
PCT6
PDL0 to PDL4 –
PDL5 FLMD1
PDL6 to PDL11
I/O
I/O
I/O
I/O
I/O
I/O
Port 5
6-bit I/O port
Input/output can be specified in 1-bit units.
Port 7
12-bit I/O port
Input/output can be specified in 1-bit units.
Port 9
9-bit I/O port
Input/output can be specified in 1-bit units.
Port CM
4-bit I/O port
Input/output can be specified in 1-bit units.
Port CS
2-bit I/O port
Input/output can be specified in 1-bit units.
Port CT
4-bit I/O port
Input/output can be specified in 1-bit units.
Port DL
12-bit I/O port
Input/output can be specified in 1-bit units.
KR5/DMS
ANI0 to ANI11
INTP6
–
–
–
–
Preliminary User’s Manual U17719EJ1V0UD
25
CHAPTER 2 PIN FUNCTIONS
(2) Non-port pins
Table 2-3. List of Pins (Non-Port Pins) (1/3)
Pin Name I/O Function Alternate Function
Note
NMI
Input
INTP0 P03/ADTRG
INTP1 P04
INTP2 P05/DR ST
INTP3 P06
INTP4 P913/PCL
INTP5 P914
INTP6 P915
INTP7
TIP00 External event/clock input (TMP00) P32/ASCKA0/TOP00/TOP01
TIP01 External event input (TMP01) P33/TOP01
TIP10 External event/clock input (TMP10) P34/TOP10
TIP11 External event input (TMP11) P35/TOP11
TIP20 External event/clock input (TMP20) P97/SIB1/TOP20
TIP21 External event input (TMP21) P96/TOP21
TIP30 External event/clock input (TMP30) P01/TOP30
TIP31
TOP00 Timer output (TMP00) P32/ASCKA0/TIP00/TOP01
TOP10 Timer output (TMP10) P34/TIP10
TOP11 Timer output (TMP11) P35/TIP11
TOP20 Timer output (TMP20) P97/SIB1/TIP20
TOP21 Timer output (TMP21) P96/TIP21
TOP30 Timer output (TMP30) P01/TIP30
TOP31
TIQ00 External event/clock input (TMQ00) P53/KR3/TOQ00/DDO
TIQ01 External event input (TMQ01) P50/KR0/TOQ01
TIQ02 External event input (TMQ02) P51/KR1/TOQ02
TIQ03
TOQ00 Timer output (TMQ00) P53/KR3/TIQ00/DDO
TOQ01 Timer output (TMQ01) P50/KR0/TIQ01
TOQ02 Timer output (TMQ02) P51/KR1/TIQ02
TOQ03
Input
Input
Output
Input
Output
External interrupt input
(non-maskable, with analog noise eliminated)
External interrupt request input
(maskable, with analog noise eliminated)
External event input (TMP31) P00/TOP31
Timer output (TMP31) P00/TIP31
External event input (TMQ03) P52/KR2/TOQ03/DDI
Timer output (TMQ03) P52/KR2/TIQ03/DDI
P02
P31/RXDA0
P32/ASCKA0/TIP00/TOP00 TOP01 Timer output (TMP01)
P33/TIP01
Note The NMI pin alternately functions as the P02 pin. It functions as the P02 pin after reset. To enable the NMI
pin, set the PMC0.PMC02 bit to 1. The initial setting of the NMI pin is “No edge detected”. Select the NMI
pin valid edge using INTF0 and INTR0 registers.
26
Preliminary User’s Manual U17719EJ1V0UD
CHAPTER 2 PIN FUNCTIONS
Table 2-3. List of Pins (Non-Port Pins) (2/3)
Pin Name I/O Function Alternate Function
SIB0 Serial receive data input (CSIB0) P40
SIB1
SOB0 Serial transmit data output (CSIB0) P41
SOB1
SCKB0 Serial clock I/O (CSIB0) P42
SCKB1
RXDA0 Serial receive data input (UARTA0) P31/INTP7
RXDA1
TXDA0 Serial transmit data output (UARTA0) P30
TXDA1
ASCKA0 Input Baud rate clock input to UARTA0 P32/TIP00/TOP00/TOP01
ANI0 to ANI11 Input Analog voltage input to A/D converter P70 to P711
AVREF0 Input
AVSS
ADTRG Input A/D converter external trigger input P03/INTP0
KR0 P50/TIQ01/TOQ01
KR1 P51/TIQ02/TOQ02
KR2 P52/TIQ03/TOQ03/DDI
KR3 P53/TIQ00/TOQ00/DDO
KR4 P54/DCK
KR5 P55/DMS
KR6 P90/TXDA1
KR7
DMS Input Debug mode select P55/KR5
DDI Input Debug data input P52/KR2/TIQ03/TOQ03
DDO Output Debug data output P53/KR3/TIQ00/TOQ00
DCK Input Debug clock input P54/KR4
DRST Input Debug reset input P05/INTP2
FLMD0
FLMD1
CLKOUT Output Internal system clock output PCM1
PCL Output Clock output (timing output of X1 input clock and subclock) P913/INTP4
REGC
RESET Input System reset input
X1 Input
X2
XT1 Input
XT2
Input
Serial receive data input (CSIB1) P97/TIP20/TOP20
Output
Serial transmit data output (CSIB1) P98
I/O
Serial clock I/O (CSIB1) P99
Input
Serial receive data input (UARTA1) P91/KR7
Output
Serial transmit data output (UARTA1) P90/KR6
Reference voltage input to A/D converter,
positive power supply for alternate-function port 7
Ground potential for A/D and D/A converters (same potential
−
SS)
as V
Input Key interrupt input
Input Flash programming mode setting pins
Regulator output stabilizing capacitor connection
−
Main clock resonator connection
−
Subclock resonator connection
−
−
−
P91/RXDA1
−
PDL5
−
−
−
−
−
−
Preliminary User’s Manual U17719EJ1V0UD
27
CHAPTER 2 PIN FUNCTIONS
Table 2-3. List of Pins (Non-Port Pins) (3/3)
Pin Name I/O Function Alternate Function
VDD
VSS
EVDD
EVSS
Positive power supply pin for internal circuitry
−
Ground potential for internal circuitry
−
Positive power supply pin for external circuitry (same potential as VDD)
−
Ground potential for external circuitry (same potential as VSS)
−
−
−
−
−
28
Preliminary User’s Manual U17719EJ1V0UD
CHAPTER 2 PIN FUNCTIONS
2.2 Description of Pin Functions
(1) P00 to P06 (port 0) … 3-state I/O
P00 to P06 function as a 7-bit I/O port that can be set to input or output in 1-bit units.
Besides functioning as an I/O port, these pins operate as NMI input, external interrupt request signal input,
timer/counter I/O, external trigger of the A/D converter, and debug reset input.
This port can be set in the port mode or control mode in 1-bit units. The valid edge of each pin is specified by
the INTR0 and INTF0 registers.
An on-chip pull-up resistor can be connected to P00 to P06 by using pull-up resistor option register 0 (PU0).
(a) Port mode
P00 to P06 can be set in the input or output mode in 1-bit units, by using port mode register 0 (PM0).
(b) Control mode
(i) NMI (Non-maskable interrupt request) … input
This pin inputs a non-maskable interrupt request signal.
(ii) INTP0 to INTP3 (External interrupt request) … input
These pins input external interrupt request signals.
(iii) TIP30, TIP31 (Timer input) … input
These pins input an external count clock to timer P3 (TMP3).
(iv) TOP30, TOP31 (Timer output) … output
These pins output a pulse signal from timer P3 (TMP3).
(v) ADTRG (A/D trigger input) … input
This pin inputs an external trigger to the A/D converter. It is controlled by using A/D converter mode
register 0 (ADA0M0).
(vi) DRST (Debug reset) … input
This pin inputs a debug reset signal, a negative-logic signal that asynchronously initializes the on-chip
debug circuit. To deassert this signal, reset or invalidate the on-chip debug circuit. Deassert this
signal when the debug function is not used.
For details, see CHAPTER 24 ON-CHIP DEBUG FUNCTION.
(2) P30 to P35, P38, P39 (port 3) … 3-state I/O
P30 to P35, P38, and P39 function as an 8-bit I/O port that can be set to input or output in 1-bit units.
Besides functioning as an I/O port, P30 to P35 operate as external interrupt request signal input, serial
interface I/O, and timer/counter I/O. This port can be set in the port mode or control mode in 1-bit units. The
valid edge of each pin is specified by the INTR3 and INTF3 registers.
An on-chip pull-up resistor can be connected to P30 to P35, P38, and P39 by using pull-up resistor option
register 3 (PU3).
Preliminary User’s Manual U17719EJ1V0UD
29
CHAPTER 2 PIN FUNCTIONS
(a) Port mode
P30 to P35, P38, and P39 can be set in the input or output mode in 1-bit units, by using port mode register
3 (PM3).
(b) Control mode
(i) RXDA0 (Receive data) … input
This pin inputs the serial receive data of UARTA0.
(ii) TXDA0 (Transmit data) … output
This pin outputs the serial transmit data of UARTA0.
(iii) ASCKA0 (Asynchronous serial clock) … input
This is an input pin for UARTA0.
(iv) INTP7 (External interrupt request) … input
This pin inputs an external interrupt request signal.
(v) TIP00, TIP01, TIP10, TIP11 (Timer input) … input
These are input pins for timers P0 and P1 (TMP0 and TMP1).
(vi) TOP00, TOP01, TOP10, TOP11 (Timer output) … output
These are output pins for timers P0 and P1 (TMP0 and TMP1).
(3) P40 to P42 (port 4) … 3-state I/O
P40 to P42 function as a 3-bit I/O port that can be set to input or output in 1-bit units.
Besides functioning as an I/O port, these pins operate as serial interface I/O. This port can be set in the port
mode or control mode in 1-bit units.
An on-chip pull-up resistor can be connected to P40 to P42 by using pull-up resistor option register 4 (PU4).
(a) Port mode
P40 to P42 can be set in the input or output mode in 1-bit units, by using port mode register 4 (PM4).
(b) Control mode
(i) SIB0 (Serial input) … input
This pin inputs the serial receive data of CSIB0.
(ii) SOB0 (Serial output) … output
This pin outputs the serial transmit data of CSIB0.
(iii) SCKB0 (serial clock) … 3-state I/O
This pin inputs/outputs the serial clock of CSIB0.
30
Preliminary User’s Manual U17719EJ1V0UD
Loading...