National Semiconductor ADC124S101 Technical data

ADC124S101
4 Channel, 1 MSPS, 12-Bit A/D Converter

ADC124S101 4 Channel, 1 MSPS, 12-Bit A/D Converter

April 2005

General Description

The ADC124S101 is a low-power, four-channel CMOS 12-bit
analog-to-digital converter with a high-speed serial interface.
Unlike the conventional practice of specifying performance
at a single sample rate only, the ADC124S101 is fully speci­fied over a sample rate range of 500 kSPS to 1 MSPS. The
converter is based on a successive-approximation register
architecture with an internal track-and-hold circuit. It can be
configured to accept up to four input signals at inputs IN1
through IN4.

The output serial data is straight binary, and is compatible
with several standards, such as SPI
IRE, and many common DSP serial interfaces.

The ADC124S101 operates with a single supply that can
range from +2.7V to +5.25V. Normal power consumption
using a +3V or +5V supply is 4.3 mW and 13.1 mW, respec­tively. The power-down feature reduces the power consump­tion to just 0.14 µW using a +3V supply, or 0.32 µW using a
+5V supply.

The ADC124S101 is packaged in a 10-lead MSOP package.
Operation over the industrial temperature range of −40˚C to
+85˚C is guaranteed.

™

, QSPI™, MICROW-

Features

n Specified over a range of sample rates.
n Four input channels
n Variable power management
n Single power supply with 2.7V - 5.25V range

Key Specifications

n DNL +0.9/−0.6 LSB (typ)
n INL
n SNR 72.4 dB (typ)
n Power Consumption

— 3V Supply 4.3 mW (typ)
— 5V Supply 13.1 mW (typ)

Applications

n Portable Systems
n Remote Data Aquisitions
n Instrumentation and Control Systems

Pin-Compatible Alternatives by Resolution and Speed

All devices are fully pin and function compatible.

Resolution Specified for Sample Rate Range of:

50 to 200 kSPS 200 to 500 kSPS 500 kSPS to 1 MSPS

12-bit ADC124S021 ADC124S051 ADC124S101

10-bit ADC104S021 ADC104S051 ADC104S101

8-bit ADC084S021 ADC084S051 ADC084S101

±

0.64 LSB (typ)

Connection Diagram

20124905

TRI-STATE®is a trademark of National Semiconductor Corporation

™

QSPI

and SPI™are trademarks of Motorola, Inc.

© 2005 National Semiconductor Corporation DS201249 www.national.com

Ordering Information

Order Code Temperature Range Description Top Mark

ADC124S101CIMM −40˚C to +85˚C 10-Lead MSOP Package X27C

ADC124S101

ADC124S101CIMMX −40˚C to +85˚C 10-Lead MSOP Package, Tape & Reel X27C

ADC124S101EVAL Evaluation Board

Block Diagram

20124907

Pin Descriptions and Equivalent Circuits

Pin No. Symbol Description

ANALOG I/O

4-7 IN1 to IN4 Analog inputs. These signals can range from 0V to V

DIGITAL I/O

10 SCLK

9 DOUT

8 DIN

1CS

POWER SUPPLY

2V

3 GND The ground return for the analog supply and signals.

A

Digital clock input. This clock directly controls the conversion
and readout processes.

Digital data output. The output samples are clocked out of this
pin on falling edges of the SCLK pin.

Digital data input. The ADC124S101’s Control Register is
loaded through this pin on rising edges of the SCLK pin.

Chip select. On the falling edge of CS, a conversion process
begins. Conversions continue as long as CS is held low.

Positive supply pin. This pin should be connected to a quiet
+2.7V to +5.25V source and bypassed to GND witha1µF
capacitor and a 0.1 µF monolithic capacitor located within 1
cm of the power pin.

.

A

www.national.com 2

ADC124S101

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

Supply Voltage V

A

Voltage on Any Pin to GND −0.3V to V

Input Current at Any Pin (Note 3)

Package Input Current(Note 3)

Power Consumption at T

= 25˚C See (Note 4)

A

ESD Susceptibility (Note 5)

Human Body Model
Machine Model

Junction Temperature +150˚C

Storage Temperature −65˚C to +150˚C

−0.3V to 6.5V

+0.3V

A

±

10 mA

±

20 mA

2500V

250V

Operating Ratings (Notes 1, 2)

Operating Temperature Range −40˚C ≤ T

V

Supply Voltage +2.7V to +5.25V

A

Digital Input Pins Voltage Range −0.3V to V

Clock Frequency 0.8 MHz to 16 MHz

Analog Input Voltage 0V to V

Package Thermal Resistance

Package θ

10-lead MSOP 190˚C / W

Soldering process must comply with National Semiconduc­tor’s Reflow Temperature Profile specifications. Refer to
www.national.com/packaging. (Note 6)

ADC124S101 Converter Electrical Characteristics (Note 9)

The following specifications apply for VA= +2.7V to 5.25V, GND = 0V, f

= 35 pF, unless otherwise noted. Boldface limits apply for TA=T

C

L

Symbol Parameter Conditions Typical

STATIC CONVERTER CHARACTERISTICS

Resolution with No Missing Codes 12 Bits

INL Integral Non-Linearity

DNL Differential Non-Linearity

V

OFF

OEM

Offset Error 0.44

Channel to Channel Offset Error
Match

FSE Full Scale Error −0.34

FSEM

Channel to Channel Full-Scale Error
Match

DYNAMIC CONVERTER CHARACTERISTICS

V

= +2.7V to 5.25V

SINAD Signal-to-Noise Plus Distortion Ratio

SNR Signal-to-Noise Ratio

THD Total Harmonic Distortion

SFDR Spurious-Free Dynamic Range

ENOB Effective Number of Bits V

Channel-to-Channel Crosstalk

Intermodulation Distortion, Second

IMD

Order Terms

Intermodulation Distortion, Third
Order Terms

FPBW -3 dB Full Power Bandwidth

A

= 40.3 kHz, −0.02 dBFS

f

IN

V

= +2.7V to 5.25V

A

= 40.3 kHz, −0.02 dBFS

f

IN

V

= +2.7V to 5.25V

A

= 40.3 kHz, −0.02 dBFS

f

IN

V

= +2.7V to 5.25V

A

= 40.3 kHz, −0.02 dBFS

f

IN

= +2.7V to 5.25V 11.7 11.2 Bits (min)

A

V

= +5.25V

A

= 40.3 kHz

f

IN

V

= +5.25V

A

= 40.161 kHz, fb= 41.015 kHz

f

a

V

= +5.25V

A

= 40.161 kHz, fb= 41.015 kHz

f

a

V

= +5V 11 MHz

A

V

= +3V 8 MHz

A

= 8 to 16 MHz, f

SCLK

to T

MIN

: all other limits TA= 25˚C.

MAX

SAMPLE

+0.64 +1.6 LSB (max)

−0.64 −1.2 LSB (min)

+0.9 +1.6 LSB (max)

−0.6 −1.0 LSB (min)

±

0.1

±

0.1

72 69.2 dB (min)

72.4 70.6 dB (min)

−82 −75 dB (max)

83 76 dB (min)

−86 dB

−87 dB

−88 dB

≤ +85˚C

A

JA

= 500 kSPS to 1 MSPS,

Limits

(Note 7)

±

1.3 LSB (max)

±

1.0 LSB (max)

±

1.5 LSB (max)

±

1.0 LSB (max)

Units

A

A

www.national.com3

ADC124S101 Converter Electrical Characteristics (Note 9) (Continued)

The following specifications apply for VA= +2.7V to 5.25V, GND = 0V, f

= 35 pF, unless otherwise noted. Boldface limits apply for TA=T

C

L

Symbol Parameter Conditions Typical

ADC124S101

ANALOG INPUT CHARACTERISTICS

V

I

C

IN

DCL

INA

Input Range 0 to V

DC Leakage Current

Input Capacitance

Track Mode 33 pF

Hold Mode 3 pF

DIGITAL INPUT CHARACTERISTICS

= +5.25V 2.4 V (min)

V

V

IH

V

IL

I

IN

C

IND

Input High Voltage

Input Low Voltage 0.8 V (max)

Input Current VIN=0VorV

Digital Input Capacitance 2 4 pF (max)

A

V

= +3.6V 2.1 V (min)

A

A

DIGITAL OUTPUT CHARACTERISTICS

V

V

I
I

C

OZH

OZL

OH

OL

OUT

I

Output High Voltage

Output Low Voltage

,

TRI-STATE®Leakage Current

SOURCE

I

SOURCE

I

SINK

I

SINK

TRI-STATE®Output Capacitance 2 4 pF (max)

= 200 µA VA− 0.03 VA− 0.5 V (min)

=1mA VA− 0.10

= 200 µA 0.02 0.4 V (max)

=1mA 0.1

Output Coding Straight (Natural) Binary

POWER SUPPLY CHARACTERISTICS (C

V

A

Supply Voltage

=10pF)

L

VA= +5.25V,
Supply Current, Normal Mode
(Operational, CS low)

I

A

Supply Current, Shutdown (CS high)

f

V

f

VA= +5.25V,

f

V

f

Power Consumption, Normal Mode

P

D

(Operational, CS low)

Power Consumption, Shutdown (CS
high)

VA= +5.25V 13.1 15.8 mW (max)

V

V

V

= 1 MSPS, fIN=40kHz

SAMPLE

= +3.6V,

A

= 1 MSPS, fIN=40kHz

SAMPLE

= 0 kSPS

SAMPLE

= +3.6V,

A

= 0 kSPS

SAMPLE

= +3.6V 4.3 5.8 mW (max)

A

= +5.25V 0.32 µW

A

= +3.6V 0.14 µW

A

AC ELECTRICAL CHARACTERISTICS

f

SCLK

f

S

t

CONV

DC SCLK Duty Cycle f

t

ACQ

Maximum Clock Frequency (Note 8)

Sample Rate (Note 8)

Conversion Time 13 SCLK cycles

= 16 MHz 50

SCLK

Track/Hold Acquisition Time Full-Scale Step Input 3 SCLK cycles

Throughput Time Acquisition Time + Conversion Time 16 SCLK cycles

= 8 to 16 MHz, f

SCLK

to T

MIN

: all other limits TA= 25˚C.

MAX

±

±

2.5 3.0 mA (max)

1.2 1.6 mA (max)

= 500 kSPS to 1 MSPS,

SAMPLE

0.02

0.1

Limits

(Note 7)

A

±

1 µA (max)

±

10 µA (max)

±

1 µA (max)

Units

2.7 V (min)

5.25 V (max)

60 nA

38 nA

8 MHz (min)

16 MHz (max)

500 kSPS (min)

1 MSPS (max)

30 % (min)

70 % (max)

V

www.national.com 4

ADC124S101 Timing Specifications

The following specifications apply for VA= +2.7V to 5.25V, GND = 0V, f
MSPS, C

=35pF,Boldface limits apply for TA=T

L

MIN

to T

: all other limits TA= 25˚C.

MAX

Symbol Parameter Conditions Typical

t

t

t

CSU

CLH

t

ACC

t

t

t

Setup Time SCLK High to CS Falling Edge (Note 10)

Hold time SCLK Low to CS Falling Edge (Note 10)

Delay from CS Until DOUT active

EN

Data Access Time after SCLK Falling Edge

Data Setup Time Prior to SCLK Rising Edge +3 10 ns (min)

SU

t

Data Valid SCLK Hold Time +3 10 ns (min)

H

SCLK High Pulse Width

CH

SCLK Low Pulse Width

CL

Output Falling

t

CS Rising Edge to DOUT High-Impedance

DIS

Output Rising

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supply (that is, V

mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute
Maximum Rating specification does not apply to the V

Note 4: The absolute maximum junction temperature (T
junction-to-ambient thermal resistance (θ
for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven
beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through zero ohms.

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).

Note 8: This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under

Operating Ratings.

Note 9: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 10: Clock may be in any state (high or low) when CS is asserted, with the restrictions on setup and hold time given by t

), and the ambient temperature (TA), and can be calculated using the formula PDMAX=(TJmax − TA)/θJA. The values

JA

pin. The current into the VApin is limited by the Analog Supply Voltage specification.

A

max) for this device is 150˚C. The maximum allowable power dissipation is dictated by TJmax, the

J

IN

<

GND or V

= 8 MHz to 16 MHz, f

SCLK

SAMPLE

= 500 kSPS to 1

Limits

(Note 7)

= +3.0V −3.5

V

A

V

= +5.0V −0.5

A

= +3.0V +4.5

V

A

V

= +5.0V +1.5

A

VA= +3.0V +4

V

= +5.0V +2

A

= +3.0V +14.5

V

A

V

= +5.0V +13

A

0.5 x
t

SCLK

0.5 x
t

SCLK

= +3.0V 1.8

V

A

V

= +5.0V 1.3

A

V

= +3.0V 1.0

A

V

= +5.0V 1.0

A

>

VA), the current at that pin should be limited to 10 mA. The 20

IN

CSU

and t

CLH

0.3 x

t

SCLK

0.3 x

t

SCLK

.

10 ns (min)

10 ns (min)

30

30

20

Units

(max)

(max)

ns (min)

ns (min)

(max)

ADC124S101

ns

ns

ns

www.national.com5

Timing Diagrams

ADC124S101

ADC124S101 Timing Diagram

Timing Test Circuit

20124951

20124908

ADC124S101 Serial Timing Diagram

SCLK and CS Timing Parameters

www.national.com 6

20124906

20124950