TME-104-CLR-86DX-R0V2.doc
Revision 0.2 / March 11
©
LiPPERT Embedded Computers GmbH
Hans-Thoma-Str. 11
D-68163 Mannheim
http://www.lippertembedded.com/
Cool LiteRunner-86DX
PC/104 CPU Board
Technical Manual
Technical Manual Cool LiteRunner-86DX
LiPPERT Document: TME-104-CLR-86DX-R0V2.doc Revision 0.2
Copyright ©2011 LiPP ERT Embedded Computers GmbH, A ll rights reserved
Contents and spec ifications within this manual are subjec t of change without notice.
Trademarks
MS-DOS, Windows, Windows 95, W in dows 98, Windows NT and Windows XP are trademar ks of
Microsoft Corpor a tion. PS/2 is a tradema r k of International B usiness Machin e s , Inc. Intel and Solid
State Drive are trademarks of Intel Corporation. Geode is a trademark of Advanced Micro Devices.
PC/104 is a registered tradema r k of PC/104 Consortium. All other tra dem a r ks appearing in this
document are the property of their respective owners.
Disclaimer
Contents and spec ifications within this technical manu a l are subject of change without notice.
LiPPERT Embedded Computers GmbH prov ide s no warranty with regard to this technic a l m anual or
any other infor m a tion contained herein and hereby expressly disclaims any implied wa rranties of
merchantability or fitness for any particular purpose with regard to any of th e for egoing. LiPPERT
Embedded Computers GmbH as s umes no liability for any damages in c urred directly or indirectly
from any technic a l or typographical errors or omissions contained herein or for discrepancies
between the product and the tec hnical manual. In no event sha ll LiPP ERT Embedded Computers
GmbH be liable for any incidental, con s equential, special, or exempla ry damages, whether based on
tort, contract or otherwise, arisin g out of or in connection with this user’s guide or a ny other
information conta ined herein or the u se thereof.
TME-104-CLR-86DX-R0V2.doc Rev 0.2 i
Table of Contents
1 Overview 1
1.1 Acronyms .................................................................................................. 1
1.2 Introduction ............................................................................................... 2
Features
.................................................................................................... 2
Block Diagram
............................................................................................. 3
1.3 Ordering Information .................................................................................... 4
Cool LiteRunner-86DX models
......................................................................... 4
Cable sets and accessories
............................................................................. 4
1.4 Specifications ............................................................................................. 5
Electrical Specifications
................................................................................. 5
Environmental Specifications
........................................................................... 5
MTBF
........................................................................................................ 5
1.5 Mechanical ................................................................................................ 6
Top
.......................................................................................................... 6
Bottom (vertical mirrored)
............................................................................... 7
2 Getting Started 8
2.1 Connector Locations .................................................................................... 8
Top
.......................................................................................................... 8
Bottom
...................................................................................................... 9
2.2 Jumper Locations ...................................................................................... 10
2.3 LED indicators .......................................................................................... 11
2.4 Hardware Setup ........................................................................................ 12
3 Module Description 13
3.1 Processor + Chipset (SoC: System on Chip) ...................................................... 13
3.2 MicroSD Slot ............................................................................................ 14
3.3 Ethernet Controller ..................................................................................... 14
Ethernet Interface
........................................................................................ 14
3.4 On Board Power Supply .............................................................................. 15
Power Connector
........................................................................................ 15
3.5 EIDE Port ................................................................................................ 16
TME-104-CLR-86DX-R0V2.doc Rev 0.2 ii
EIDE Connector .......................................................................................... 16
3.6 PS/2 Interface .......................................................................................... 17
Keyboard and Mouse Connector
..................................................................... 17
3.7 USB 2.0 Ports .......................................................................................... 17
USB 2.0 Connector 0/1
................................................................................. 17
USB 2.0 Connector 2/3
................................................................................. 18
3.8 Serial Ports .............................................................................................. 19
COM1
...................................................................................................... 19
COM2
...................................................................................................... 20
RS485-Termination Jumpers
.......................................................................... 20
3.9 Speaker .................................................................................................. 21
3.10 External Power-Button ................................................................................ 21
3.11 Reset-In Signal ......................................................................................... 22
3.12 External Battery ........................................................................................ 22
3.13 Supervisory ............................................................................................. 23
3.14 Mini-PCI BUS Interface ............................................................................... 24
Mini-PCI Connector (X20)
.............................................................................. 25
3.15 PC/104 Bus Interface ................................................................................. 26
PC/104 Bus Connector
................................................................................. 26
3.16 JTAG-CPU (BIOS recovery) .......................................................................... 27
3.17 FPGA (Field Programmable Gate Array) ........................................................... 27
3.18 JTAG-FPGA ............................................................................................. 28
3.19 FPGA-I/O Connectors ................................................................................. 28
Differential signal and “Global Clock” connector 1 (X13)
.......................................... 28
Differential signal and “Global Clock” connector 2 (X15)
.......................................... 29
Single ended signal connector 1 (X14)
............................................................... 29
Single ended signal, VCCO and VREF connector 1 (X16)
......................................... 30
3.20 BoR – “Bridge of Redundancy” connector ........................................................ 31
3.21 GPS – Global Positioning System ................................................................... 33
3.22 SMC Service Connector .............................................................................. 33
4 Using the Module 34
4.1 Watchdog ............................................................................................... 34
TME-104-CLR-86DX-R0V2.doc Rev 0.2 iii
4.2 LEMT functions ......................................................................................... 34
4.3 BIOS ...................................................................................................... 35
Battery Jumper
........................................................................................... 35
Configuring the BIOS
.................................................................................... 35
Trouble Shooting BIOS Settings
...................................................................... 35
4.4 Programming Examples .............................................................................. 36
GPIOs on SUPERVISORY
.............................................................................. 36
Watchdog
................................................................................................. 37
RS232 / RS485 switching
.............................................................................. 39
4.5 Drivers ................................................................................................... 40
5 Address Maps 41
5.1 Memory Address Map ................................................................................ 41
5.2 I/O Address Map ....................................................................................... 42
5.3 Interrupts ................................................................................................ 44
5.4 DMA Channels .......................................................................................... 44
Appendix A, Contact Information A
Appendix B, Additional Information B
B.1 Additional Reading ....................................................................................... B
B.2 PC/104 ..................................................................................................... B
Appendix C, Getting Help C
Appendix D, Revision History D
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
1(44)
1 Overview
1.1 Acronyms
ATA Advanced Technology Attachment
BIOS Basic Input Output System
CD Compact Disc
CF Compact Flash
COM Communication Equipment
CPU Central Processing Unit
DAC Digital-to-Analog-Converter
DDR Double Date Rate
DMA Direct Memory Access
DOT Dynamic Overclocking Technology
EIDE Enhanced Integrated Device Electronics
EMC Electromagnetic Compatibility
ESPI External SPI bus of the Vortex86DX
ETH Ethernet
FIFO First In First Out
FPGA Field Programmable Gate Array
FPU Floating Point Unit
GPIO General Purpose Input Output
GPS Global Positioning System
GPSPI
GPIO based SPI bus
HDD Hard Disk Drive
I²C Inter-Integrated Circuit
IP Internet Protocol
ISA Industry Standard Architecture
LED Light Emitting Diode
LPC Low Pin Count
MAC Media Access Control
MMU Memory Management Unit
PCI Peripheral Component Interconnect
PE Potential Earth
PME Power Management Event
PHY Physical Interface
PLL Phase-Locked Loop
PS/2 Personal System/2
PWR Power
SD Secure Digital (MicroSD – Micro Secure Digital)
SDHC SD High Capacity
SMB System Management Bus
SMC System Management Controller
SPI Serial Peripheral Interface
TCP Transmission Control Protocol
UART
Universal Asynchronous Receiver Transmitter
USB
Universal Serial Bus
UDMA
Ultra-Direct Memory Access
UDP
User Datagram Protocol
VGA Video Graphics Array
WDOG Watchdog
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
2(44)
1.2 Introduction
The Cool LiteRunner-86DX is a PC/104 board with DMP’s Vortex86DX single chip solution and has a very good
performance- power- ratio. The board comprises all peripherals needed for an embedded PC on a small 3.775" by
4.050" printed circuit board.
The Cool LiteRunner-86DX integrates a powerful yet efficient DMP Vortex86DX with a Xilinx FPGA and a GPS
module to form a complete PC, with all the standard peripherals already onboard. There is no graphic controller
and no audio controller integrated.
One fast 100/10BaseT Ethernet port, two RS232/RS422/RS485 serial ports, four USB 2.0 host ports and a USB
device port handle the communication with external devices. There are PS/2 connectors for keyboard and mouse
as well as an IDE ATA100 adapter allows connection of hard disk or CD drives. Applications that require nonmoving storage can use the MicroSD slot or the bootable flash.
System expansion can easily be realized over PC/104, Mini-PCI, SPI, LPC and I²C bus connectors.
The Cool LiteRunner-86DX is powered by a 5V-only supply and supports ACPI, advanced power management and
PCI power management. Two Cool LiteRunner-86DX boards can run together in a redundancy mode to make
security critical applications more secure.
The Cool LiteRunner-86DX runs DOS, Windows XP and Linux operating systems.
Features
CPU + Chipset (single chip solution)
• DMP Vortex86DX (600 / 800 / 1000 MHz)
Extension slots
• 1 x 16-bit PC/104 with full DMA capability
• 1 x Mini PCI Slot
Main Memory
• soldered 256 or 512 MB DDR2 RAM 333 MHz
Interfaces
• 1 x Ethernet 10/100BaseT
• MicroSD slot
• ATA-6 EIDE (Ultra DMA-100)
• PS/2 Keyboard/Mouse
• 4 x USB 2.0 ports
• 2 x RS232 / RS485 / RS422, software selectable
• MISC signals:
external power button, I²C bus, speaker, external
reset button, hardware monitoring and general
purpose signals external battery connector
• Redundancy over cable possible
• Power supply
Onboard devices
• 1x uBlox GPS module (Galileo ready)
• 1x Customer-I/O FPGA (Xilinx)
•
1x bootable 8MB flash
• 1x SMC / LEMT
Other configurations are possible at high volumes.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
3(44)
Block Diagram
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
4(44)
1.3 Ordering Information
Cool LiteRunner-86DX models
Order number
Description
t
02-0016-00 Cool LiteRunner-86DX with DMP Vortex86DX,
256
Operating temp. range:
t
= 7 à 0°C … +60°C
MB DDR2 RAM, 4x USB2.0, EIDE,
MicroSD socket, 2x COM, PS/2 Keyboard, PS/2 Mouse, 1x Fast Ethernet 100/10BaseT, no
GPS, no FPGA, WDOG, RTC, Battery, LEMT, PC/104 bus
t
= 8 à -20°C … +60°C
t
= 9 à -40°C … +85°C
t
02-0011-00 Cool LiteRunner-86DX with DMP Vortex86DX,
512
Operating temp. range:
t
= 7 à 0°C … +60°C
MB DDR2 RAM, 4x USB2.0, EIDE,
MicroSD socket, 2x COM, PS/2 Keyboard, PS/2 Mouse, 1x Fast Ethernet 100/10BaseT, 1x
uBlox GPS, 1x Xilinx FPGA, WDOG, RTC, Battery, LEMT, PC/104 bus
t
= 8 à -20°C … +60°C
t
= 9 à -40°C … +85°C
Cable sets and accessories
Order number
Description
763-0020-10 Adapter Cable Set
PS/2 keyboard and mouse, Ethernet, 2x USB, COM1, COM2, IDE (44 pin, 2mm), cable
adapter 2.5" > 3.5", adapter 3.5" > 2.5"
Mini PCI extension boards
Order number
Description
806-0005-10 Mini-PCI module, 2x Firewire port, w/o cable.
Operating temp. range: -20°C ... +60°C
806-0006-10 Mini-PCI module, 2x COM (RS232/422/485), 2 cables.
Operating temp. range: -20°C ... +60°C
806-0017-10 Mini-PCI module, 1x VGA
Operating temp. range: -20°C ... +60°C
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
5(44)
1.4 Specifications
Electrical Specifications
Supply voltage +5 V DC
Rise time < 10 ms
Supply voltage tolerance
± 5%
1
Inrush current
tbd.
Supply current
maximal 1.2 A (Windows XP running Benchmark, Board with Mini-PCI VGA)
2
Environmental Specifications
typical 0.6 A (Windows XP idle mode)
Operating:
Temperature range 0 … 60 °C (commercial version)
-20 … 60 °C (industrial version)
-40 … 85 °C (extended version)
Temperature change Max. 10K / 30 minutes
Humidity (relative) 10 … 90 % (non-condensing)
Pressure 450 … 1100 hPa
Non-Operating/Storage/Transport:
Temperature range -40 … 85 °C and more t.b.d.
Temperature change Max. 10K / 30 minutes
Humidity (relative) 5 … 95 % (non-condensing)
Pressure 450 … 1100 hPa
MTBF
MTBF at 25°C 290.665 hours
1
With that tolerance it is not mentioned that all plugged devices are running with.
2
That rate of current is possible when only monitor, mouse and keyboard are plugged.
If there are connected additional peripheral devises the current rises up.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
6(44)
1.5 Mechanical
Dimensions (LxW) 95.9 mm x 90.2 mm (including I/O extension)
Height Max. 14 mm on topside above PCB
max. 11 mm on bottom side above PCB
Weight 80 g
Mounting 4 mounting holes
Note:
It is strongly recommend using plastic spacers instead of metal spacers to mount
the board. With metal spacers, there is a possible danger to create a short circuit
with the components located around the mounting holes.
This can damage the board!
Top
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
7(44)
Bottom (vertical mirrored)
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
8(44)
2 Getting Started
2.1 Connector Locations
Top
The connectors' pin 1 is marked RED
COM2
JTAG:
- Vortex86DX
- FPGA
COM1
IDE
10/100 LAN
USB device
2x
USB
2x
USB
PS2 Keyboard /
Mouse
BoR
(Bridge of
Redundancy)
Power
PC104
MiniPCI
GPS
Antenna
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
9(44)
Bottom
The connectors' pin 1 is marked RED
SMC Service
Connector
MicroSD
Supervisory
FPGA-I/O
Connector
FPGA-I/O
Connector
FPGA-I/O
Connector
FPGA-I/O
Connector
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
10(44)
2.2 Jumper Locations
Top
RS485
Termination
Battery
Jumper
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
11(44)
2.3 LED indicators
The onboard LED indicators provide a very comfortable way to check the board’s status. The boot success,
power status, IDE accesses, Watchdog and Ethernet accesses are all visible.
The LED indicators are located on top of the board, near the PC/104 connector.
Green LED indicates data traffic on COM1.
COM1 TXD
Green LED indicates data traffic on COM2. COM2 TXD
Red LED lights up whenever the SMC Watchdog was triggered. LED can only be reset by a
power off.
WD_ACTIVE#
Green LEDs show blink codes for debugging. SMC P10…P12
Green LED will light down if Ethernet runs in duplex mode. Eth Duplex
Green LED lights up on Ethernet link. It blinks on Ethernet action. Eth Link/Act
Yellow LED lights down when FPGA is in Suspend. It lights up if configuration has been
realized successfully.
FPGA AWAKE
Green LED lights high up while reading configuration. FPGA INIT_B
Green LED lights up when FPGA finished reading configuration. FPGA DONE
Yellow LED indicates data traffic on IDE and MicroSD. IDE/SD
SMC WD_ACTIVE#
SMC P10
SMC P11
SMC P12
ETH DUPLEX
ETH LINK_ACT
FPGA AWAKE
FPGA INIT_B
FPGA DONE
IDE/SD
COM1 TDX
COM2 TDX
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
12(44)
2.4 Hardware Setup
Caution
Be sure to observe the EMC security measures. Make sure you are always at the
same potential as the module.
Caution
Never connect or disconnect peripherals like HDD-, PCI- and ISA- devices while
the board's power supply is connected and switched on!
Use the cable set and the Mini-PCI-VGA card provided by LiPPERT to connect the Cool LiteRunner-86DX to a
VGA monitor. Connect PS/2 or USB keyboard and mouse, respectively. Use the 44-wire cable to connect the
harddisk. Make sure that the pins match their counterparts correctly and are not twisted! If you plan to use
additional other peripherals, now is the time to connect them, too.
Set the “Jumper Battery” that it has contact with both pins. The location can be found on chapter 2.2.
Connect a 5 volt power supply to the power connector and switch the power on.
Note
In continuous mode there are not more than 1.2 amps necessary, but at power on
there are approximately t.b.d. A needed for a short time. That energy should be
supplied for this moment.
The value can increase with additions peripherals.
The display shows the BIOS messages. If you want to change the standard BIOS settings, press the <Del> key to
enter the BIOS menu. See chapter 4.3 for setup details.
If you need to load the BIOS default values, they can be automatically loaded at boot time. See chapter 4.3 how to
do it.
The Cool LiteRunner-86DX boots from CD drive, MicroSD, soldered flash, Compact Flash, USB floppy, USB stick,
or harddisk. Provided that any of these is connected and contains a valid operating system image, the display
then shows the boot screen of your operating system.
The Cool LiteRunner-86DX does not need any cooling measures, neither at standard environment temperatures
from 0 °C … +60 °C.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
13(44)
3 Module Description
3.1 Processor + Chipset (SoC: System on Chip)
The DMP Vortex86DX SoC delivers a very low power single chip solution, providing x86 power and versatility to
embedded products. Its architecture and high level of integration guarantees longer battery life and allows very
small designs, while delivering full x86 functionality.
The DMP Vortex86DX SoC consumes a maximum power of 3W max. and 2W typ. at 800 MHz, enabling systems
that only need to be passively cooled.
The x86 compatibility allow designers to focus on developing end products that efficiently meet consumer needs
without being concerned with software porting or compatibility issues.
Internal block diagram of the Vortex86DX SoC
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
14(44)
Processor functional blocks are
• CPU Core
• Northbridge
• Southbridge
• IDE Controller
• Ethernet Controller
• 2x USB2.0 / USB1.1 Controller
• BIOS flash
For further information, please refer to the datasheet of the DMP Vortex86DX SoC
3.2 MicroSD Slot
On the bottom side of the board a MicroSD slot is located that allows the use of
MicroSD cards instead of a hard disk. This slot is connected to the SD part of the
primary EIDE port.
UDMA-2 mode for MicroSD and MicroSDHC is supported.
The Micro SD Slot can be selected as boot device in bios setup.
3.3 Ethernet Controller
The Vortex86DX contains a RDC R6040 Fast Ethernet controller.
The Vortex86DX includes both a MAC and PHY. In also has a simple interface to the analog front end, which
allows cost effective designs requiring minimal board real estate.
Ethernet Interface
Connector type IDC10 pin header 2.54 mm
Matching connector
IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 ETH1-TX+ 2 ETH1-TX-
3 ETH1-RX+ 4 PE
5 PE 6 ETH1-RX-
7 GND 8 n.c.
9
Link/Activity
Signal
10 Duplex Signal
X8
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
15(44)
3.4 On Board Power Supply
The on board power controllers generate all necessary voltages from the single supply voltage of 5 Volt.
Note
This 3.3 V cannot be used to supply external electronic devices with high power
consumption like other PC/104 boards or displays.
Power Connector
Connector type JST B15B-EH-A 15 pin
Matching connector JST EHR-15 15 pin female connector
Pin
Signal (standard)
Signal (5V only)
1 +5V +5V
2 GND GND
3 +5V +5V
4 GND GND
5 +5V +5V
6 n.c. n.c.
7 GND GND
8 GND GND
9 n.c. n.c.
10 n.c. n.c.
11 GND
GND
12 +12V n.c.
13 +12V n.c.
14 GND GND
15 -12V n.c.
Note
The default cable adapter supports the connection of ±12V power supply.
That pins are routed to the PC/104- bus.
If the 5 V only power supply is required leave these pins open.
The board can be supplied over the 5 V pins of the PC/104- bus too.
X23
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
16(44)
3.5 EIDE Port
An EIDE (Enhanced Integrated Drive Electronics) port is provided by the chipset to connect one drive. The
connected device must be set as slave.
To enhance the performance, this port has a 33 MB/s IDE controller in UDMA2 mode per the ATA-4 specification.
The EIDE port is available on a standard 44-pin header (2 mm) for 2.5" hard disks.
An adapter cable is available to connect standard EIDE devices with a 40 pin IDC header.
EIDE Connector
Connector type IDC44 pin header 2.00 mm
Adapter cables IDC44 pin female connector 2.00 mm
3
1.0 A is the maximum current for each pin
Pin
Signal
Pin
Signal
1 Reset# 2 GND
3 Data7 4 Data8
5 Data6 6 Data9
7 Data5 8 Data10
9 Data4
10
Data11
11
Data3
12
Data12
13
Data2
14
Data13
15
Data1
16
Data14
17
Data0
18
Data15
19
GND
20
NC
21
DRQ0
22
GND
23
Write
24
GND
25
Read
26
GND
27
Ready
28
CSEL
29
DACK0
30
GND
31
IRQ
32
IOCS16-
33
Address1
34
PD66
35
Address0
36
Address2
37
CS1
38
CS3
39
NC
40
GND
41
+5 Volt
3
42
+5 Volt
43
GND
44
GND
X1
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
17(44)
3.6 PS/2 Interface
PS/2-connectors for mouse and keyboard are shared with several system signals.
An adapter cable for the PS/2 devices is available.
Keyboard and Mouse Connector
Connector type IDC10 pin header 2.54 mm
Matching connector
IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 Speaker 2 Mouse Clock
3 Reset-In 4 Mouse Data
5 KB Data 6 KB Clock
7 GND 8 +5 Volt
9 Ext. Battery 10 Power Button
3.7 USB 2.0 Ports
Four standard USB 2.0 host ports are provided at the Cool LiteRunner-86DX. The first and second are located on
the IDC10 header "USB01" and the third and fourth on the IDC10 header "USB23"
An adapter cable for all ports is available to use standard USB devices
It is possible to use an USB keyboard under MSDOS without special driver software.
Note
Not all USB keyboard models are supported.
USB 2.0 Connector 0/1
Connector type IDC10 pin header 2.54 mm
Matching connector IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 USB1-VCC 2 USB0-VCC
3 USB1-Data- 4 USB0-Data-
5 USB1-Data+ 6 USB0-Data+
7 USB01-GND 8 USB01-GND
9
Key
10 Unconnected
X6
X9
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
18(44)
USB 2.0 Connector 2/3
Connector type IDC10 pin header 2.54 mm
Matching connector IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 USB3-VCC 2 USB2-VCC
3 USB3-Data- 4 USB2-Data-
5 USB3-Data+ 6 USB2-Data+
7 USB23-GND 8 USB23-GND
9
Key
10 Unconnected
X7
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
19(44)
3.8 Serial Ports
The maximum supported baud rates with COM1, COM2, COM3, Com4 and COM9 (for Redundancy mode): up to
750 Kbit/s in high speed mode, 115.2 Kbit/s in normal mode
The serial ports COM1 and COM2 are located on two IDC10 headers "COM1" and "COM2". Adapter cables with
standard DSUB-9 male connectors are available. The ports either work in RS232 or RS485 mode, selectable in
BIOS or by software. When entering
Chipset à Southbridge Configuration à Multi-Function Port Configuration,
COM Port Modes
can be selected by GPIO Port 0 bits 6 and 7:
COM1 mode: GPIO06=0 à RS232, GPIO06=1 à RS485
COM2 mode: GPIO07=0 à RS232, GPIO07=1 à RS485
Termination resistors for RS485 Mode can be set with Jumpers on pin headers as described in this chapter.
To enable transmitters of COM1 and COM2 in RS485 Mode set RTS signal to ‘1’.
The serial ports COM3, COM4 and COM9 are LVTTL (Low Voltage TTL) UARTs, which means the UARTs are not
connected to a transceiver. An additional difference to COM1 and COM2 is that these serial ports only have RX
and TX signals. All three of them have special tasks:
COM3: GPS connection
COM4: FPGA connection (physically: to use it, first a UART has to be implemented into FPGA)
COM9: Part of BoR (Bridge of Redundancy)
The serial ports are programmable in BIOS setup. When entering Chipset à Southbridge Configuration à
Serial/Parallel Port Configuration, configuration of the serial ports is accessible.
The following settings are possible for COM1 … COM4:
• IO-Address: Disabled / 0x3F8 / 0x2F8 / 0x3E8 / 0x2E8 / 0x10(normally for COM9 reserved)
• IRQs: 3 / 4 / 5 / 6 / 7 / 9 / 10 / 11 / 12 / 14 / 15
• Bits per Second: 2400 / 4800 / 9600 / 19200 / 38400 / 56700 / 115200
COM1
Connector type IDC10 pin header 2.54 mm
Matching connector IDC10 pin female connector 2.54 mm
Pin
RS232
RS485
Pin
RS232
RS485
1 DCD
Not used
2 DSR RXD+
3 RXD RXD- 4 RTS TXD+
5 TXD TXD- 6 CTS
Not used
7 DTR
Not used
8 RI
Not used
9 GND GND 10
+5 Volt
4
+5 Volt
4
0.5 A is the maximum current for that pin
X10
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
20(44)
COM2
Connector type IDC10 pin header 2.54 mm
Matching connector
IDC10 pin female connector 2.54 mm
Pin
RS232
RS485
Pin
RS232
RS485
1 DCD
Not used
2 DSR RXD+
3 RXD RXD- 4 RTS TXD+
5 TXD TXD- 6 CTS
Not used
7 DTR
Not used
8 RI
Not used
9 GND GND 10
+5 Volt
5
+5 Volt
RS485-Termination Jumpers
Connector type IDC8 pin header 2.0 mm
Matching part
2.0 mm jumper
Use 2 mm jumpers to terminate lines correctly.
There are two jumpers COM1 and COM2, respectively.
The RS485 termination jumpers are located at the
top of the printed circuit board, see chapter 2.2
When the jumper is set, the differential pairs
are terminated with 120Ω between them.
(E.g. RX+ and RX-, on the right picture)
Additionally, positive/negative receive lines are pulled up/down with 10kΩ to 5V/GND in order to protect the
transceivers of the Cool LiteRunner-86DX from over voltages.
It is recommended to protect the ports of the external device in the same way!
5
0.5 A is the maximum current for that pin
Pin
Signal
Pin
Signal
1 TX+_COM1 2 TX-_COM1
3 RX+_COM1 4 RX-_COM1
5 TX+_COM2 6 TX-_COM2
7 RX+_COM2 8 RX-_COM2
X12
X11
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
21(44)
Caution
3.9 Speaker
:
Termination Resistors
should not
be used in RS232 Mode!
Otherwise, the serial ports will not work.
The speaker signal is located on the IDC10 Header PS/2. A standard PC Speaker can be connected between the
signal Speaker and +5 Volt supply.
Connector type IDC10 pin header 2.54 mm
Matching connector IDC10 pin female connector 2.54 mm
3.10 External Power-Button
The Power-Button signal is located on the IDC10 Header PS/2. To power up/down the board the signal PowerButton must be pulled to GND.
Connector type IDC10 pin header 2.54 mm
Matching connector
IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 Speaker 2 Mouse Clock
3 Reset-In 4 Mouse Data
5 KB Data 6 KB Clock
7 GND 8 +5 Volt
9 Ext. Battery 10 Power Button
Pin
Signal
Pin
Signal
1 Speaker 2 Mouse Clock
3 Reset-In 4 Mouse Data
5 KB Data 6 KB Clock
7 GND 8 +5 Volt
9 Ext. Battery 10 Power Button (default)/
Reset-In
X9
X9
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
22(44)
3.11 Reset-In Signal
The "Reset-In" signal is located on the IDC10 Header PS/2. To reset the board, the signal "Reset-In" must be
pulled to GND.
Connector type IDC10 pin header 2.54 mm
Matching connector
IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 Speaker 2 Mouse Clock
3 Reset-In 4 Mouse Data
5 KB Data 6 KB Clock
7 GND 8 +5 Volt
9 Ext. Battery 10 Power Button
3.12 External Battery
A connected battery should replace or support the mounted one to keep date and time active during the board is
mechanical off.
It is recommended to use a model with 3 Volt, but it will also work with power suppliers up till 3.6 Volt.
The BIOS setting will get lost if the power supplier falls down to 2.4 Volt.
For live time calculation there are 2.3 µA (25°C) needed when the board is not running.
That value can rise up with higher temperatures.
Connector type IDC10 pin header 2.54 mm
Matching connector
IDC10 pin female connector 2.54 mm
Pin
Signal
Pin
Signal
1 Speaker 2 Mouse Clock
3 Reset-In 4 Mouse Data
5 KB Data 6 KB Clock
7 GND 8 +5 Volt
9 Ext. Battery 10 Power Button
X9
X9
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
23(44)
3.13 Supervisory
The Cool LiteRunner-86DX provides a 30-pin Supervisory Connector on its bottom side.
The table below shows the assignment of the different signals.
Connector type Hirose DF14 30 pin header 1.25 mm, single row
Matching connector
Hirose DF14-30S-1.25C, Part number 538-0012-3 00
6
1.0 A is the maximum current for each pin
Pin
Signal
Pin
Signal
1
+5 V
6
16
GPIO15
2
+3.3 V 6
17 GPIO16
3 GPIO20 18 GPIO17
4 GPIO21 19 ESPI_CS#
5 GPIO22 20 ESPI_DI
6 GPIO23 21 ESPI_DO
7 GPIO24 22 ESPI_CLK
8 GPIO25 23 I2C_SCL
9 GPIO26 24 I2C_SDA
10 GPIO27 25 GPIO00_CS#
11 GPIO10 26 GPIO01_SCK
12 GPIO11 27 GPIO02_SO
13 GPIO12 28 GPIO03_SI
14 GPIO13 29 GPIO04_PROG_B
15 GPIO14 30 GND
X18
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
24(44)
3.14 Mini-PCI BUS Interface
The Mini-PCI specification defines a small form factor daughter card for the 32bit PCI bus that can be used on
CPU-boards in which standard PCI cards cannot be used due to mechanical constraints. A CPU board with such
a card can easily be enhanced with new functionality. The onboard Type IIIA Mini-PCI Slot can be used to extend
the system easily with peripheral functionality, like VGA and LVDS, WLAN modules, Fire Wire-, Serial- and USB
2.0- ports.
Several Mini-PCI extension boards are available on request.
X3
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
25(44)
Mini-PCI Connector (X20)
Pin
Signal
Pin
Signal
Pin
Signal
Pin
Signal
1 n.c. 2 n.c. 69 GND 70 3.3V
... n.c. 16 n.c. 71 PCI_PERR# 72 PCI_DEVSEL#
17 PCI_INTA# 18 5V 73 PCI_C/BE1# 74 GND
19 3.3V 20 PCI_INTB# 75 PCI_AD14 76 PCI_AD15
21 n.c. 22 n.c. 77 GND 78 PCI_AD13
23 GND 24 3.3V SBY 79 PCI_AD12 80 PCI_AD11
25 CLK_33_MPCI_R 26 PCI_RST# 81 PCI_AD10 82 GND
27 GND 28 3.3V 83 GND 84 PCI_AD09
29 REQ1_MPCI# 30 GNT1_MPCI# 85 PCI_AD08 86 PCI_C/BE0#
31 3.3V 32 GND 87 PCI_AD07 88 3.3V
33 PCI_AD31 34 PME# 89 3.3V 90 PCI_AD06
35 PCI_AD29 36 n.c. 91 PCI_AD05 92 PCI_AD04
37 GND 38 PCI_AD30 93 n.c. 94 PCI_AD02
39 PCI_AD27 40 3.3V 95 PCI_AD03 96 PCI_AD00
41 PCI_AD25 42 PCI_AD28 97 5V 98 n.c.
43 n.c. 44 PCI_AD26 99 PCI_AD01 100 n.c.
45 PCI_C/BE3# 46 PCI_AD24 101 GND 102 GND
47 PCI_AD23 48 PCI_AD23 103 n.c. 104 GND
49 GND 50 GND 105 n.c. 106 n.c.
51 PCI_AD21 52 PCI_AD22 107 n.c. 108 n.c.
53 PCI_AD19 54 PCI_AD20 109 n.c. 110 n.c.
55 GND 56 PCI_PAR 111 n.c. 112 n.c.
57 PCI_AD17 58 PCI_AD18 113 GND 114 GND
59 PCI_C/BE2# 60 PCI_AD16 115 n.c. 116 n.c.
61 PCI_IRDY# 62 GND 117 GND 118 GND
63 3.3V 64 PCI_FRAME# 119 GND 120 GND
65 n.c. 66 PCI_TRDY# 121 n.c. 122 n.c.
67 PCI_SERR# 68 PCI_STOP# 123 5V 124 n.c.
Note:
All VI/O pins are connected to +3.3V.
The maximum current is limited to 2.0 A for each voltage.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
26(44)
3.15 PC/104 Bus Interface
The PC/104 bus is a modification of the industry standard (ISA) PC bus specified in IEEE P996. The PC/104 bus
has different mechanics than P966 to allow the stacking of modules. The main features are:
• Supports programmable extra wait state for ISA cycles
• Supports I/O recovery time for back-to-back I/O cycles
The following table shows the pin assignment of the PC/104 connector.
Note:
-5 V on the PC/104 connector is not supported on this board.
± 12 Volt is can be supplied by power connector
PC/104 Bus Connector
Pin A B
1 IOCHCK GND
2 D7 RSTDRV
3 D6 +5 Volt
4 D5 IRQ9
5 D4 n.c.
6 D3 DRQ2
7 D2 -12 Volt
Pin D C
8 D1 ENDXFER
0 GND GND 9 D0 +12 Volt
1 MEMCS16 SBHE 10 IOCHRDY KEY (n.c.)
2 IOCS16 LA23 11 AEN SMEMW
3 IRQ LA22 12 A19 SMEMR
4 IRQ LA21 13 A18 IOW
5 IRQ LA20 14 A17 IOR
6 IRQ LA19 15 A16 DACK3
7 IRQ LA18 16 A15 DRQ3
8 DACK LA17 17 A14 DACK1
9 DRQ MEMR 18 A13 DRQ1
10 DACK MEMW 19 A12 REFRESH
11 DRQ SD8 20 A11 SYSCLK
12 DACK SD9 21 A10 IRQ7
13 DRQ SD10 22 A9 IRQ6
14 DACK SD11 23 A8 IRQ5
15 DRQ SD12 24 A7 IRQ4
16 +5 Volt SD13 25 A6 IRQ3
17 MASTER SD14 26 A5 DACK2
18 GND SD15 27 A4 TC
19 GND KEY (n.c.) 28 A3 BALE
29 A2 +5 Volt
30 A1 OSC
31 A0 GND
32 GND GND
X4 (rotated)
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
27(44)
3.16 JTAG-CPU (BIOS recovery)
The BIOS flash is integrated in the Vortex86DX.
The BIOS can be updated with an update tool via the internal SPI bus.
Full BIOS recovery can be done via JTAG. The JTAG port of the Vortex86DX can be found next to the RS485
termination connector.
Needed for full BIOS Recovery: LPT-to-JTAG cable, BIOS file and JFlash
Connector type IDC12 pin header 2.54 mm
Matching connector
IDC12 pin female connector 2.54 mm
Pin
Signal
Signal
1 +5 Volt +3.3 Volt
2 GND GND
3 V86DX _TCK FPGA _TCK
4 V86DX _TDO FPGA _TDO
5 V86DX_TDI FPGA _TDI
6 V86DX _TMS FPGA _TMS
3.17 FPGA (Field Programmable Gate Array)
For the first time a LiPPERT board has a FPGA freely useable for I/O extension by the customer. It is a Xilinx
Spartan-3A FPGA with 200K Gates. The programming software (“ISE WebPack”) is freeware and can be
downloaded from the Xilinx home page.
On hardware side the FPGA is physically connected to the LPC bus and the COM4 of the Vortex86DX. By
implementing a LPC- or UART- slave device into the FPGA a data exchange can take place between FPGA and
Vortex86DX.
The FPGA can boot from JTAG or SPI-Flash. The boot mode is SMC controlled and can be changed with the
LEMT tool.
For using JTAG, a Xilinx Platform-Cable (USB or LPT) is needed.
The SPI-Flash can be programmed externally over the GP-SPI pins on the Supervisory (e.g. with the Xilinx
Platform-Cable) or internally from Vortex86DX over GP-SPI (uses GPIO00 ... 04) with the special flash tool
V86DX_GPSPI (downloadable on the LiPPERT homepage).
Note:
For further information see CLR86DX-FPGA-Manual
X19
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
28(44)
3.18 JTAG-FPGA
The JTAG port of the FPGA can be found between JTAG-CPU port and COM1. The JTAG port can be used to
program the FPGA. Therefore the FPGA boot mode has to be switched to JTAG in the LEMT tool
Connector type IDC12 pin header 2.54 mm
Matching connector IDC12 pin female connector 2.54 mm
Pin
Signal
Signal
1 +5 Volt +3.3 Volt
2 GND GND
3 V86DX _TCK FPGA _TCK
4 V86DX _TDO FPGA _TDO
5 V86DX_TDI FPGA _TDI
6 V86DX _TMS FPGA _TMS
3.19 FPGA-I/O Connectors
The I/Os are routed directly to four IDC30 (2mm) connectors. That offers the possibility of a flexible and low-cost
Board-to-board or board-to-wire connection. Two connectors are organized as differential pairs and “Global
Clock” usage pins. The other two are single ended organized.
Differential signal and “Global Clock” connector 1 (X13)
Connector type IDC30 pin header 2.0 mm
Matching connector
Pin
IDC30 pin female connector 2.0 mm
Signal
Pin
Signal
1
3.3 V
7
2
3.3 V
3 FPGA_IO_DIFF0_P 4 FPGA_IO_DIFF0_N
5 FPGA_IO_DIFF1_P 6 FPGA_IO_DIFF1_N
7 FPGA_IO_DIFF2_P 8 FPGA_IO_DIFF2_N
9 FPGA_IO_DIFF3_P 10 FPGA_IO_DIFF3_N
11 FPGA_IO_DIFF4_P 12 FPGA_IO_DIFF4_N
13 FPGA_IO_DIFF5_P 14 FPGA_IO_DIFF5_N
15 FPGA_IO_GCLK_DIFF6_P 16 FPGA_IO_GCLK_DIFF6_N
17 FPGA_IO_GCLK_DIFF7_P 18 FPGA_IO_GCLK_DIFF7_N
19 FPGA_IO_DIFF8_P 20 FPGA_IO_DIFF8_N
21 FPGA_IO_DIFF9_P 22 FPGA_IO_DIFF9_N
23 FPGA_IO_DIFF10_P 24 FPGA_IO_DIFF10_N
25 FPGA_IO_DIFF11_P 26 FPGA_IO_DIFF11_N
27 FPGA_IO_DIFF12_P 28 FPGA_IO_DIFF12_N
29 GND 30 GND
7
0.5 A is the maximum current for that pin
X13
X19
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
29(44)
Differential signal and “Global Clock” connector 2 (X15)
Connector type IDC30 pin header 2.0 mm
Matching connector
Pin
IDC30 pin female connector 2.0 mm
Signal
Pin
Signal
1
3.3 V
8
2
3.3 V
9
3 FPGA_IO_DIFF13_P 4 FPGA_IO_DIFF13_N
5 FPGA_IO_DIFF14_P 6 FPGA_IO_DIFF14_N
7 FPGA_IO_DIFF15_P 8 FPGA_IO_DIFF15_N
9 FPGA_IO_DIFF16_P 10 FPGA_IO_DIFF16_N
11 FPGA_IO_GCLK_DIFF17_P 12 FPGA_IO_GCLK_DIFF17_N
13 FPGA_IO_GCLK_DIFF18_P 14 FPGA_IO_GCLK_DIFF18_N
15 FPGA_IO_GCLK_DIFF19_P 16 FPGA_IO_GCLK_DIFF19_N
17 FPGA_IO_GCLK_DIFF20_P 18 FPGA_IO_GCLK_DIFF20_N
19 FPGA_IO_DIFF21_P 20 FPGA_IO_DIF21_N
21 FPGA_IO_DIFF22_P 22 FPGA_IO_DIFF22_N
23 FPGA_IO_DIFF23_P 24 FPGA_IO_DIFF23_N
25 FPGA_IO_DIFF24_P 26 FPGA_IO_DIFF24_N
27 FPGA_IO_DIFF25_P 28 FPGA_IO_DIFF25_N
29 GND 30 GND
Single ended signal connector 1 (X14)
Connector type IDC30 pin header 2.0 mm
Matching connector
Pin
IDC30 pin female connector 2.0 mm
Signal
Pin
Signal
1
3.3 V 9
2
3.3 V 9
3 FPGA_IO_SE14 4 FPGA_IO_SE15
5 FPGA_IO_SE16 6 FPGA_IO_SE17
7 FPGA_IO_SE18 8 FPGA_IO_SE19
9 FPGA_IO_SE20 10 FPGA_IO_SE21
11 FPGA_IO_SE22 12 FPGA_IO_SE23
13 FPGA_IO_SE24 14 FPGA_IO_SE25
15 FPGA_IO_SE26 16 FPGA_IO_SE27
17 FPGA_IO_SE28 18 FPGA_IO_SE29
19 FPGA_IO_SE30 20 FPGA_IO_SE31
21 FPGA_IO_SE32 22 FPGA_IO_SE33
23 FPGA_IO_SE34 24 FPGA_IO_SE35
25 FPGA_IO_SE36 26 FPGA_IO_SE37
27 FPGA_IO_SE38 28 FPGA_IO_SE39
29 GND 30 GND
8,9
0.5 A is the maximum current for that pin
X14
X15
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
30(44)
Single ended signal, VCCO and VREF connector 1 (X16)
Connector type IDC30 pin header 2.0 mm
Matching connector
Pin
IDC30 pin female connector 2.0 mm
Signal
Pin
Signal
1
3.3 V
9
2
3.3 V
10
3
3.3 V
10
4 VREF0
5
3.3 V
10
6 VCCO0
7
3.3 V
10
8 VREF1
9
3.3 V
10
10 VCCO1
11
3.3 V
10
12 VREF2
13
3.3 V
10
14 VCCO2
15 FPGA_IO_SE0 16 FPGA_IO_SE1
17 FPGA_IO_SE2 18 FPGA_IO_SE3
19 FPGA_IO_SE4 20 FPGA_IO_SE5
21 FPGA_IO_SE6 22 FPGA_IO_SE7
23 FPGA_IO_SE8 24 FPGA_IO_SE9
25 FPGA_IO_SE10 26 FPGA_IO_SE11
27 FPGA_IO_SE12 28 FPGA_IO_SE13
29 GND 30 GND
9,10
0.125 A is the maximum current for that pin
X16
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
31(44)
3.20 BoR – “Bridge of Redundancy” connector
To use the redundancy mode connect 2 Cool LiteRunner-86DX over the PC104 bus and the Redundancy Cable.
The following settings have to be done in the BIOS:
Chipset à Southbridge Configuration
à Redundancy Control Configuration:
o Dual Port 4KB SRAM: Enabled
§ SRAM Command: MEMR/W 8bit
§ SRAM Start Address: 000D0000
§ SRAM Mast Compare Bit: FFFFF000
o SB Serial Port 9: 10
§ Serial Port IRQ 9: IRQ9
o GPIO PORT0 System Fail: TRI-State
o GPIO PORT1 System Fail: TRI-State
o GPIO PORT2 System Fail: TRI-State
o LPT PORT System Fail: TRI-State
o UART1 System Fail: TRI-State
o UART2 System Fail: TRI-State
o UART3 System Fail: TRI-State
o UART4 System Fail: TRI-State
à GPCS Configuration:
o GPCS0 Function: Enabled
§ GPCS0 Command: MEMR/W 8bit
§ GPCS0 Start Address: 000C8000
§ GPCS0 Mask Compare Bit: FFFFC000
Connector type Hirose DF13 10 pin header 1.25 mm
Matching connector
Hirose DF13-10S-1.25C, part number 536-0009-6 00
Pin
Signal
1 GPCS1#
2 GPCS0#
3 COM9_SIN
4 COM9_SOUT
5 SYS_FAIL_OUT#
6 EXT_SYS_FAIL_IN#
7 EXT_SWITCH_FAIL#
8 EXT_GPCS#
9 GND
10 GND
X22
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
32(44)
Cable plan for the “Bridge of R edundancy”
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
33(44)
3.21 GPS – Global Positioning System
The onboard GPS module of the Cool LiteRunner-86DX is connected to the COM3 port of the Vortex86DX. It is
capable of
Indoor Tracking, which means the sensibility is high enough to get satellite contact even indoor or
canyons. To make it not only an up-to-date technology but even an up-to-tomorrow device it is Galileo-Ready. As
soon as the Galileo satellite system is online only a firmware update is needed to use it. That will cause a much
better and securer tracking because the number of reachable satellites approximately doubles.
To prevent the effect of Windows interpreting traffic on COM3 as Serial Mouse the GPS is controlled by the SMC
and has to be activated with the LEMT tool.
An active or passive antenna can be connected:
Connector type Hirose U.FL-R-SMT Connector
Matching connector Hirose U.FL series
3.22 SMC Service Connector
The service connector is for internal diagnostics and not for customer p urpose.
X20
X17
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
34(44)
4 Using the Module
4.1 Watchdog
Two watchdogs are integrated in the Vortex86DX and one in the SMC (managed by the LEMT).
The Vortex86DX watchdogs can be configured in the BIOS or by programming the watchdog registers.
The SMC watchdog activation is caused by under voltage protection. The watchdog LED gets flashed after restart,
but only if the power supply had stood over 4.2 Volt.
4.2 LEMT functions
The onboard Microcontroller implements power sequencing and LEMT (LiPPERT Enhanced Management
Technology) functionality. The microcontroller communicates via the System Management Bus with the
CPU/Chipset. The following functions are implemented:
• Total operating hours counter
Counts the number of hours the module has been run in minutes.
• On-time minutes counter
Counts the seconds since last system start.
• Power cycles counter
• Watchdog Timer
Set / Reset / Disable Watchdog Timer.
• System Restart Cause
Power loss / Watchdog / External Reset.
• Flash area
1kB Flash area for customer data
• Protected Flash area
128 Bytes for Keys, ID's, etc. can stored in a write- and clear-protect able area.
• Board Identify
Vendor / Board / Serial number
• Vortex86DX startup frequency control
• FPGA Boot Mode (JTAG, SPI)
• FPGA Suspend control
• GPS Reset control
LEMT Tools are available for Windows and Linux, LEMT functionality can also be used in applications. Please
ask our support for the LEMT software manual and technical manual regarding more details on functionality and
how to use it.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
35(44)
4.3 BIOS
The Cool LiteRunner-86DX is delivered with an AMI BIOS. The default setting guarantees a "ready to run" system,
even without a BIOS setup backup battery.
The BIOS is located in flash memory and can be easily updated on board with software under DOS.
All setup changes of the BIOS are stored in the CMOS RAM.
The soldered battery will keep that information over 3 years without any activation of the board.
That depends on the use of the board. When power is up, the battery does not lose capacity.
Battery Jumper
With the Jumper "Battery", see chapter 2.2, the battery can be disconnected from the system.
If the board should be stored for longer times, this is the best solution to save the capacity.
The battery loses 1% of its capacity over self-discharge per year without the jumper.
Configuring the BIOS
Pressing <DEL> on power up starts the BIOS setup utility.
Trouble Shooting BIOS Settings
It may happen that the BIOS is configured that the Cool LiteRunner-86DX does not start at all. To repair this, the
default values of the BIOS can be automatically loaded at boot time. To load the factory defaults, the power must
be switched off, press the <END> key and power on system again on while pressing the <END> key.
If there is a power down during an upgrade of the BIOS or if a wrong software version has been erroneously
flashed, there is the possibility to flash the bios over CPU JTAG connector, please consult our support department
in this case at support@lippertembedded.com.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
36(44)
4.4 Programming Examples
The following programming examples are made for a Linux operation system. If other operation systems are used
some header files could be unnecessary or they can have different names.
The "iopl()" function is a Linux specific one, in Windows XP a tool called "porttalk" can be used instead.
Be careful with the interpretation of the "outb" order in our examples:
Linux: 'outb(value, address)'
DOS, Windows: 'outb(address, value)'
The code is meant to be compiled using gcc under Linux.
GPIOs on SUPERVISORY
The Cool LiteRunner-86DX general purpose I/O signals (GPIO) are part of the Vortex86DX. GPIO's 1x belongs to
GPIO set #1, GPIO's 2x to set #2 and so on, up to set #5. The following lines show an example how to program
GPIO Bank 1, whose signals are located on the SUPERVISORY connector.
#include <sys/io.h>
#include <stdio.h>
//GPIO registers:
#define GPIO1X_DAT 0x79 //gpio port 1 data
#define GPIO2X_DAT 0x7A //gpio port 2 data
#define GPIO1X_DIR 0x99 //gpio port 1 direction
#define GPIO2X_DIR 0x9A //gpio port 2 direction
int main()
{
if(iopl(3) != 0)
{
printf("IOPL error\n");
return 1;
}
outb(0xff,GPIO1X_DIR); //set all pins of gpio port 1 to output
outb(0x55,GPIO1X_DAT); //write out 0x55 to gpio port 1
return 0;
}
For a more detailed description about programming the ITE8712 super I/O, please refer to chapter 8 of the
datasheet.
Note:
Please note that this source code example is done for a system running with
Linux. For other operation system it may be necessary to adapt the source code
regarding include files or headers and the syntax of I/O out commands because
Linux is using outb(value, address) instead of outb(address, value).
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
37(44)
Watchdog
There are 3 Watchdogs available. WDT0 and WDT1 are provided by the Vortex86DX. Additionally the SMC
contains a third Watchdog.
WDT0 example:
#include <sys/io.h>
#include <stdio.h>
#define WDT0_INDEX 0x22
#define WDT0_DATA 0x23
int main()
{
unsigned int wdog_time = (0x20L * 0x500L);
unsigned char trig=0, wdog_en=0, reset_cntr=0;
if (iopl(3) != 0)
{
printf("IOPL error\n");
return 1;
}
//Unlock sequence
outb(0x13, WDT0_INDEX);
outb(0xC5, WDT0_DATA);
//set time counter register: 0x3b, 0x3a, 0x39
outb(0x3b, WDT0_INDEX); //D23...D16
outb((wdog_time >> 16) & 0xFF, WDT0_DATA);
outb(0x3a, WDT0_INDEX); //D15...D8
outb((wdog_time >> 8) & 0xFF, WDT0_DATA);
outb(0x39, WDT0_INDEX); //D7...D0
outb(wdog_time & 0xFF, WDT0_DATA);
//set trigger: 0x38
outb(0x38, WDT0_INDEX);
trig = inb(WDT0_DATA);
trig &= 0x0F;
trig |= 0xD0; //0xD0 = system reset
outb(0x38, WDT0_INDEX);
outb(trig, WDT0_DATA);
//enable wdog: 0x37
outb(0x37, WDT0_INDEX);
wdog_en = inb(WDT0_DATA);
wdog_en |= 0x40; //bit6 = 1 --> enable WDT0
outb(0x37, WDT0_INDEX);
outb(wdog_en, WDT0_DATA);
printf("Watchdog active, resetting counter, Press CLRT+C to stop resetting\n");
//reset counter: 0x3C
while(1)
{
outb(0x3C, WDT0_INDEX);
reset_cntr = inb(WDT0_DATA);
reset_cntr |= 0x40; //bit6 = 1 --> reset timer counter
outb(0x3C, WDT0_INDEX);
outb(reset_cntr, WDT0_DATA);
}
//Lock sequence
outb(0x13, WDT0_INDEX);
outb(0x00, WDT0_DATA);
return 0;
}
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
38(44)
WDT1 example:
#include <sys/io.h>
#include <stdio.h>
int main()
{
unsigned int wdog_time = (0x20L * 0x500L);
unsigned char trig=0, wdog_en=0, reset_cntr=0;
if (iopl(3) != 0)
{
printf("IOPL error\n");
return 1;
}
//set time counter register: 0x6c, 0x6b, 0x6a
outb((wdog_time >> 16) & 0xFF, 0x6c); //D23...D16
outb((wdog_time >> 8) & 0xFF, 0x6b); //D15...D8
outb(wdog_time & 0xFF, 0x6a); //D7...D0
//set trigger: 0x69
trig = inb(0x69);
trig &= 0x0F;
trig |= 0xD0; //0xD0 = system reset
outb(trig, 0x69);
//enable wdog: 0x68
wdog_en = inb(0x68);
wdog_en |= 0x40; //bit6 = 1 --> enable WDT0
outb(wdog_en, 0x68);
printf("Watchdog active, resetting counter, Press CTRL+C to stop resetting\n");
//reset timer counter : 0x67
while(1)
{
reset_cntr = inb(0x67);
reset_cntr |= 0x40; //bit6 = 1 --> reset counter
outb(reset_cntr, 0x67);
}
return 0;
}
Note:
Please note that this source code example is done for a system running with
Linux. For other operation system it may be necessary to adapt the source code
regarding include files or headers and the syntax of I/O out commands because
Linux is using outb(value, address) instead of outb(address, value).
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
39(44)
RS232 / RS485 switching
The operation mode of the serial interfaces COM1 and COM2 can be switched between RS232 and
RS422/RS485. Therefore you need GPIO06 and GPIO07 (GPIO port 0 bits 6 and 7).
The following example shows how to switch:
#include <sys/io.h>
#include <stdio.h>
#include <stdlib.h>
#define GPIO0_DATA 0x78
#define GPIO0_DIR 0x98
//GPIO06 defines RS mode of COM1:
#define COM1_RS232 0x00 //GPIO06=0 --> RS232
#define COM1_RS485 0x40 //GPIO06=1 --> RS485
//GPIO07 defines RS mode of COM2:
#define COM2_RS232 0x00 //GPIO07=0 --> RS232
#define COM2_RS485 0x80 //GPIO07=1 --> RS485
int main()
{
unsigned char dir=0, data=0;
if(iopl(3) != 0)
{
printf("IOPL error\n");
return 1; //seems, you are not root!
}
dir = inb(GPIO0_DIR); //get direction bits of GPIO bank 0
outb(dir|0xC0, GPIO0_DIR); //set GPIO06 and GPIO07 to output
data = inb(GPIO0_DATA);
data &= 0x3F; //reset GPIO06 and GPIO07 to 0
data |= COM1_RS485 | COM2_RS232; //set modes for COM1(RS485) and COM2(RS232)
outb(data, GPIO0_DATA);
return 0;
}
Note:
Please note that this source code example is done for a system running with
Linux. For other operation system it may be necessary to adapt the source code
regarding include files or headers and the syntax of I/O out commands because
Linux is using outb(value, address) instead of outb(address, value).
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
40(44)
4.5 Drivers
Software drivers for IDE/SD, Ethernet and the additional Mini-PCI VGA card are available for the Cool LiteRunner86DX.
These drivers can be downloaded from LiPPERT's website http://www.lippertembedded.com.
Follow the installation instructions that come with the drivers.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
41(44)
5 Address Maps
This section describes the layout of the CPU memory and I/O address spaces.
Note
Depending on enabled or disabled functions in the BIOS, other or more
resources may be used
5.1 Memory Address Map
Address Description
0000:0000-9000:FFFF System RAM
A000:0000-A000:FFFF EGA/VGA Video Memory
B000:0000-B000:7FFF MDA RAM, Hercules graphics display RAM
B000:8000-B000:FFFF CGA display RAM
C000:0000-C000:7FFF EGA/VGA BIOS ROM
C000:8000-C000:FFFF Boot ROM enable
D000:0000-D700:FFFF Free
D800:0000-DB00:FFFF SPI FLASH Emulation Floppy A Enable
DC00:0000-DF00:FFFF Free
E000:0000-E000:FFFF USB Legacy SCSI ROM space
F000:0000-F000:FFFF Motherboard BIOS
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
42(44)
5.2 I/O Address Map
The system chipset implements a number of registers in I/O address space. These registers occupy the following
map in the I/O space:
Address Range (hex) Description
0000h - 000Fh DMA 8237-1
0010h - 0017h COM 9
0018h - 001Fh Empty
0020h - 0021h PIC 8259-1
0022h - 0023h 6117D configuration port
0024h - 002Dh Empty
002Eh - 002Fh Forward to LPC BUS
0030h - 003Fh Empty
0040h - 0043h Timer counter 8254
0044h - 0047h Empty
0048h - 004Bh PWM counter 8254
004Ch - 004Dh Empty
004Eh - 004Fh Forward to LPC BUS
0050h - 005Fh Empty
0060h Keyboard data port
0061h Port B + NMI control port
0062h - 0063h 8051 download 4K address counter
0064h
Keyboard status port
0065h WatchDog0 reload counter
0066h 8051 download 8bit data port
0067h WatchDog1 reload counter
0068h - 006Dh WatchDog1 control register
006Eh - 006Fh Empty
0070h - 0071h CMOS RAM port
0072h - 0075h MTBF counter
0076h - 0077h Empty
0078h - 007Ch GPIO port 0,1,2,3,4 default setup
007Dh - 007Fh Empty
0080h - 008Fh DMA page register
0090h - 0091h Empty
0092h System control register
0093h - 0097h Empty
0098h - 009Ch GPIO direction control
00A0h - 00A1h PIC 8259-2
00A2h - 00BFh Empty
00C0h - 00DFh DMA 8237-2
00E0h - 00FFh Empty
0100h - 0101h GPCS1 default setting address
0170h - 0177h IDE1 (IRQ 15)
01F0h - 01F7h IDE0 (IRQ 14)
0220h - 0227h COM8 Forward to LPC BUS
0228h - 022Fh COM7 Forward to LPC BUS
0238h - 023Fh COM6 Forward to LPC BUS
0278h - 027Fh Printer port (IRQ 7, DMA 0)
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
43(44)
02E8h - 02EFh COM4 (IRQ 11)
02F8h - 02FFh COM2 (IRQ 3)
0338h - 033Fh COM5 Forward to LPC BUS
0376h IDE1 ATAPI device control write only register
03E8h - 03Efh COM3 (IRQ 10)
03F0h - 03F7h Floppy Disk (IRQ 6, DMA 2)
03F6h IDE0 ATAPI device control write only register
03F8h - 03FFh COM1 (IRQ 4)
0480h - 048Fh DMA High page register
0490h - 0499h Instruction counter register
04D0h - 04D1h 8259 Edge,/ level control register
0CF8h - 0CFFh PCI configuration port
D400h - D4FFh on board LAN
FC00h - FC05h SPI Flash BIOS control register
FC08h - FC0Dh
External SPI BUS control register ( output pin configurable GPIO3[0-
3] )
TME-104-CLR-86DX-R0V2.doc Rev. 0.2
44(44)
5.3 Interrupts
IRQ System Resource
0 System Timer
1 Keyboard Controller
2 Cascade for IRQ8 - 15
3 Serial Port 2 or PC/104 bus
4 Serial Port 1 or PC/104 bus
5 USB / Ethernet 10/100M LAN or PC/104 bus
6 USB or PC/104 bus
7 Parallel Port or PC/104 bus
8 Real Time Clock
9 USB/Serial Port 9 or PC/104 bus
10 Serial Port 3 or PC/104 bus
11 Serial Port 4 or PC/104 bus
12 Mouse or PC/104 bus
13 Math Coprocessor
14 Hard Disk Controller#1
15 USB/Hard Disk Controller#2 or PC/104 bus
Note
Depending on the BIOS settings it is possible to reserve several IRQs for the Mini-PCI
bus.
IRQs for PC/104 extension boards can be reserved in bios setup
Devices on the PCI and LPC bus cannot share one interrupt together!
5.4 DMA Channels
DMA System Resource
0 Unused
1 Unused
2 Floppy Disk Controller
3 Unused
4 Unused
5 Unused
6 Unused
7 Unused
TME-104-CLR-86DX-R0V2.doc Rev. 0.2 A
Appendix A, Contact Information
Headquarters
LiPPERT Embedded Computers GmbH
Hans-Thoma-Straße 11
68163 Mannheim
Germany
Phone +49 621 432140
Fax +49 621 4321430
E-mail sales@lippertembedded.com
support@lippertembedded.com
Website www.lippertembedded.com
US Office
LiPPERT Embedded Computers, Inc.
5555 Glenridge Connector, Suite 200
Atlanta, GA 30342
USA
Phone +1 (404) 459 2870
Fax +1 (404) 459 2871
E-mail ussales@lippertembedded.com
support@lippertembedded.com
Website www.lippertembedded.com
TME-104-CLR-86DX-R0V2.doc Rev. 0.2 B
Appendix B, Additional Information
B.1 Additional Reading
DMP Vortex86DX Datasheet and additional material:
http://www.dmp.com.tw/tech/vortex86dx/
GPS uBlox LEA-5H Datasheets:
http://www.ublox.com/en/gps-modules/pvt-modules/lea-5h.html
FPGA Xilinx Spartan -3A Series FPGA Datasheets and User Guides:
http://www.xilinx.com/support/documentation/spartan-3a.htm
B.2 PC/104
A copy of the latest PC/104 can be obtained from the PC/104 Consortium's website at http://www.pc104.org
TME-104-CLR-86DX-R0V2.doc Rev. 0.2 C
Appendix C, Getting Help
Should you have technical questions that are not covered by the respective manuals, please contact our support
department at support@lippertembedded.com .
Please allow one working day for an answer!
Technical manuals as well as other literature for all LiPPERT products can be found in the
Products
section of
LiPPERT's website www.lippertembedded.com. Simply locate the product in question and follow the link to its
manual.
Returning Products for Repair
To return a product to LiPPERT for repair, you need to get a Return Material Authorization (RMA) number first.
Please print the RMA Request Form from http://www.lippertembedded.com/service/repairs.html
fill in the blanks and fax it to +49 621 4321430. We'll return it to you with the RMA number.
Deliveries without a valid RMA number are returned to sender at his own cost!
LiPPERT has a written Warranty and Repair Policy, which can be retrieved from
http://www.lippertembedded.com/service/warranty.html
It describes how defective products are handled and what the related costs are. Please read this document
carefully before returning a product.
TME-104-CLR-86DX-R0V2.doc Rev. 0.2 D
Appendix D, Revision History
Filename Date Edited by Change
TME-104-CLR-LX800-R0V0 2010-03-09 MS preliminary draft
TME-104-CLR-LX800-R0V1 2010-07-07 MS/MF Update to new layout of board,
Minor changes
TME-104-CLR-LX800-R0V2 2010-08-02 MF Minor changes
Loading...