LG Display LC470WUE-SCV1 Specification

Global LCD Panel Exchange Center

)

(

Preliminary Specification

)

Final Specification



www.panelook.com

LC470WUE

Product Specification

SPECIFICATION

FOR

APPROVAL

Title 47.0” WUXGA TFT LCD

BUYER Hisense

MODEL

APPROVED BY

SIGNATURE

DATE

SUPPLIER LG.Display Co., Ltd.

*MODEL LC470WUE

SUFFIX SCV1 (RoHS Verified)

*When you obtain standard approval,

please use the above model name without suffix

APPROVED BY

P. Y Kim / Team Leader

REVIEWED BY

Y. J Heo / Project Leader

SIGNATURE

DATE

PREPARED BY

Please return 1 copy for your confirmation with

your signature and comments.

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

Y.M Cho / Engineer

TV Products Development Dept.

LG. Display LCD Co., Ltd

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC470WUE

Product Specification

CONTENTS

Number ITEM

COVER 1

CONTENTS

RECORD OF REVISIONS

1 GENERAL DESCRIPTION

2 ABSOLUTE MAXIMUM RATINGS

3 ELECTRICAL SPECIFICATIONS

3-1 ELECTRICAL CHARACTERISTICS

3-2 INTERFACE CONNECTIONS

3-3 SIGNAL TIMING SPECIFICATIONS

3-4 LVDS SIGNAL SPECIFICATIONS

3-5 COLOR DATA REFERENCE

3-6 POWER SEQUENCE

4 OPTICAL SPECIFICATIONS

Page

5 MECHANICAL CHARACTERISTICS

6 RELIABILITY

7 INTERNATIONAL STANDARDS

7-1 SAFETY

7-2 EMC

7-3 Environment

8 PACKING

8-1 INFORMATION OF LCM LABEL

8-2 PACKING FORM

9 PRECAUTIONS

9-1 MOUNTING PRECAUTIONS

9-2 OPERATING PRECAUTIONS

9-3 ELECTROSTATIC DISCHARGE CONTROL

9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

9-5 STORAGE

9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

1/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Product Specification

RECORD OF REVISIONS

Revision No. Revision Date Page Description

0.1 Dec, 21, 2009 - Preliminary Specification(First Draft)

1.0 Apr, 14, 2010 3 Updated General Features

5 Updated Table 2

6 Updated Table 3

17 Updated Table 9

21 Updated Table 11

22 Updated Front View

LC470WUE

23 Updated Rear View

Final Specification

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

2/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC470WUE

Product Specification

1. General Description

The LC470WUN is a Color Active Matrix Liquid Crystal Display with an integral External Electrode Fluorescent Lamp(EEFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive display type which is operating in the normally black mode. It has a 46.96 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot. Therefore, it can present a palette of more than 1.06Bilion (true) colors. It has been designed to apply the 10-bit 2-port LVDS interface. It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.

Mini-LVDS(RGB)

Control Signals

OPC Enable

ExtVBR-B

VBR-B out

LVDS

2Port

LVDS Select

Bit Select

+12.0V

High Input

CN1

(51pin)

LVDS 1,2

Option signal

I2C

EEPROM

SCL

Timing Controller

LVDS Rx + OPC + DGA + ODC

Power Circuit

CN3, 3pin, 18 Lamps/@144 mA

CN4, 3pin, 18 Lamps/@144 mA

SDA

Integrated

Power Signals

Block

General Features

Active Screen Size 46.96 inches(1192.87mm) diagonal

Source Driver Circuit

S1 S1920

TFT - LCD Panel

(1920 Ý RGB Ý 1080 pixels)

[Gate In Panel]

G1080

Back light Assembly

Outline Dimension 1096.0(H) x 640.0 (V) x 46.0 mm(D) (Typ.)

Pixel Pitch 0.5415 mm x 0.5415 mm

Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement

Color Depth 10bit(D) , 1.06Billon colors

Luminance, White 400 cd/m2(Center 1point ,Typ.)

Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))

Power Consumption Total 168.4W (Typ.) (Logic=8.4 W, Inverter=160W )

Weight 10.5Kg (Typ.)

Display Mode Transmissive mode, Normally black

Surface Treatment Hard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

3/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC470WUE

Product Specification

2. Absolute Maximum Ratings

The following items are maximum values which, if exceeded, may cause faulty operation or damage to the LCD module.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter

Power Input Voltage LCD Circuit VLCD -0.3 +14.0 VDC

Backlight Input Voltage VBL 600 1300 VRMS

T-Con Option Selection Voltage VLOGIC

Operating Temperature TOP

Storage Temperature TST

Panel Front Temperature TSUR - +68 ¶C

Operating Ambient Humidity HOP

Storage Humidity HST 10 90 %RH

Note

1. Ambient temperature condition (Ta =

Operating Voltage ( One Side )

25 r 2 ¶C )

Value

Min Max

-0.3 +4.0

0 +50

-20 +60

10 90

Unit

VDC

¶C

%RH

2. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be Max 39¶C, and no condensation of water.

3. Gravity mura can be guaranteed below 40¶C condition.

4. The maximum operating temperatures is based on the test condition that the surface temperature

of display area is less than or equal to 68¶C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68୅. The range of operating temperature may degraded in case of improper thermal management in final product design.

90%

NoteSymbol

2,3

60%

Ver. 1.0

Wet Bulb Temperature [

10 20 30 40 50 60 70 800-20

Dry Bulb Temperature [

¶C]

40%

Humidity [(%)RH]

10%

¶C]

Storage

Operation

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

4/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC470WUE

Product Specification

3. Electrical Specifications

3-1. Electrical Characteristics

It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the EEFL backlight and inverter circuit.

Table 2. ELECTRICAL CHARACTERISTICS

Value

Parameter Symbol

Min Typ Max

Circuit :

Unit Note

Power Input Voltage VLCD 10.8 12.0 13.2 VDC

Power Input Current ILCD

Power Consumption PLCD 6.9 8.9 Watt 1

Rush current IRUSH - - 5.0 A 3

Note

1. The specified current and power consumption are under the V condition whereas mosaic pattern(8 x 6) is displayed and f

- 580 730 mA 1

- 870 1130 mA 2

=12.0V, Ta=25 r 2¶C, fV=60Hz

LCD

is the frame frequency.

2. The current is specified at the maximum current pattern.

3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).

White : 255 Gray Black : 0 Gray

Mosaic Pattern(8 x 6)

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

5/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Product Specification

Table 3. ELECTRICAL CHARACTERISTICS (Continue)Table 3. ELECTRICAL CHARACTERISTICS (Continue)

LC470WUE

Parameter Symbol

Backlight Assembly :

Operating Voltage (one side,fBL=45KHz, I

Operating Current (one side)

Striking Voltage (Open Lamp Voltage @ one side)

Operating Frequency fBL 43 45 47 kHz 4

Striking Time S TIME 1.5 - - sec 3

Power Consumption PBL - 180 - Watt 6

Burst Dimming Duty {a/T} * 100 20 100 % 9

Burst Dimming Frequency 1/T 95 182 Hz 9

Parameter Symbol

Lamp : (APPENDIX-V)

Lamp Voltage (one side) VLAMP 700 1060 1085 V

Lamp Current (one side) ILAMP 388.5mA

Discharge Stabilization Time TS --3Min 1, 5

Lamp Frequency f LAMP 43 45 47 KHz

Established Starting Voltage

Life Time 50,000 60,000 Hrs 7

BL=160 mA

0୅ VS - - 1175

25୅ VS - - 1050

)

RMS

Left

0୅ VOPEN

VBL 954 1060 1166 V

IBL

Min Typ Max

136 144 151

148 156 164

1175 - 1410

Min Typ Max

Values

Unit Note

RMS

Unit Note

RMS

1, 2

1, 3

1, 2

1, 3

Note

The design of the inverter must have specifications for the lamp in LCD Assembly. The electrical characteristics of inverter are based on High-High Driving type. The performance of the lamps in LCM, for example life time or brightness, is extremely influenced by the characteristics of the DC-AC inverter. So, all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, please make sure unwanted lighting caused by the mismatch of the lamp and the inverter (no lighting, flicker, etc) has never been occurred. When you confirm it, the LCD– Assembly should be operated in the same condition as installed in your instrument. ୔ Do not attach a conductive tape to lamp connecting wire. If you attach conductive tape to the lamp wire, not only luminance level can be lower than typical one but also inverter operate abnormally on account of leakage current which is generated between lamp wire and conductive tape.

1. Specified values are defined for a Backlight Assembly. ( 18lamp, 8.0 mA/Lamp)

2. Operating voltage is measured at 25 r 2¶C(after 2hr.aging).The variance range for operating voltage

is r 10%.

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

6/43

www.panelook.com

Global LCD Panel Exchange Center

}T

Vs = (Vpk-pk) / [ 2*root(2)]

www.panelook.com

LC470WUE

Product Specification

S TIME

3. The Striking Voltage (Open Lamp Voltage) [ Vopen ] should be applied to the lamps more than Striking time (S

TIME) for start-up. Inverter Striking Voltage must be more than Established Starting Voltage of lamp.

Otherwise, the lamps may not be turned on. The used lamp current is typical value. When the Striking Frequency is higher than the Operating Frequency , the parasitic capacitance can cause inverter shut down, therefore It is recommended to check it.

4. Lamp frequency may produce interference with horizontal synchronous frequency.As a result this may cause beat on the display. Therefore, lamp frequency shall be away as much as possible from the horizontal synchronous frequency and its harmonics range in order to prevent interference.

5. The brightness of the lamp after lighted for 5minutes is defined as 100%.

is the time required for the brightness of the center of the lamp to be not less than 95% at typical

current.

The screen of LCD module may be partially dark by the time the brightness of lamp is stable after turn

6. Maximum level of power consumption is measured at initial turn on.

Typical level of power consumption is measured after 2hrs aging at 25 r 2¶C.

7. The life time is determined as the time at which brightness of the lamp is 50% compared to that of initia

value at the typical lamp current on condition of continuous operating at 25 r 2¶C, based on duty 100%.

8.The output of the inverter must have symmetrical(negative and positive) voltage and current waveform

(Unsymmetrical ratio is less than 10%). Please do not use the inverter which has not only unsymmetric voltage and current but also spike wave. Requirements for a system inverter design, which is intended to achieve better display performance,

power efficiency and more reliable lamp characteristics. It can help increase the lamp lifetime and reduce leakage current.

a. The asymmetry rate of the inverter waveform should be less than 10%. b. The distortion rate of the waveform should be within ˲2 ·10%.

* Inverter output waveform had better be more similar to ideal sine wave.

on.

I p

* Asymmetry rate:

| I

–I –p| / I

oRMS

x 100%

I -p

* Distortion rate

(or I –p) / I

Ver. 1.0

oRMS

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

7/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Product Specification

9. The reference method of burst dimming duty ratio. It is recommended to use synchronous V-sync frequency to prevent waterfall (Vsync x 2 =Burst Frequency) Though PWM frequency is over 182Hz (max252Hz), function of backlight is not affected.

PWM

LC470WUE

{

+3.3V TTL

I-out

Output of Inverter to Lamp

90%

PWM duty={ A/T } * 100

Point A : rising time 90% of Iout point . Point B : falling starting point . I out duty = { a/T } * 100 PWM Frequency = 1/T

୔ We recommend not to be much different between PWM duty and Iout duty . ୔ Dimming current output rising and falling time may produce humming and inverter trans’ sound noise. ୔ Burst dimming duty should be 100% for more than 1second after turn on. ୔ Equipment

Oscilloscope :TDS3054B(Tektronix) Current Probe : P6022 AC (Tektronix) High Voltage Probe: P5100(Tektronix)

Point A

Point B

10. The Cable between the backlight connector and its inverter power supply should be connected directly with a minimized length. The longer cable between the backlight and the inverter may cause the lower luminance of lamp and may require more higher starting voltage ( Vs ).

11. The operating current must be measured as near as backlight assembly input.

12. The operating current unbalance between left and right must be under 10% of Typical current

Left(Master) current – Right(Slave) Currentର 10% of typical current

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

8/43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

Product Specification

3-2. Interface Connections

This LCD module employs two kinds of interface connection, 51-pin connector is used for the module electronics and two 3-pin Balance PCB connectors are used for the integral backlight system.

3-2-1. LCD Module

- LCD Connector : FI-R51S-HF(manufactured by JAE) or KN25-51P-0.5SH(manufactured by Hirose)

(CN1) Refer to below table

- Mating Connector : FI-R51HL(JAE) or compatible

Table 4-1. MODULE CONNECTOR(CN1) PIN CONFIGURATION

No Symbol Description No Symbol Description

10 11

20 21 22

24 25 26

Reverse ‘H’ = Enable , ‘L’ or NC = Disable

NC No Connection

NC No Connection (Reserved for LGD)

LVDS Select

BR-B External VBR (From System)

EXTV

VBR-B out OPC output (From LCM)

OPC Enable ‘H’ = Enable , ‘L’ or NC = Disable

GND

R1AN

R1AP

R1BN

R1BP

R1CN

R1CP

GND

R1CLKN

R1CLKP

GND R1DN

R1DP

R1EN R1EP

‘H’ =JEIDA , ‘L’ or NC = VESA

Ground

FIRST LVDS Receiver Signal (A-)

FIRST LVDS Receiver Signal (A+)

FIRST LVDS Receiver Signal (B-)

FIRST LVDS Receiver Signal (B+)

FIRST LVDS Receiver Signal (C-)

FIRST LVDS Receiver Signal (C+) Ground

FIRST LVDS Receiver Clock Signal(-)

FIRST LVDS Receiver Clock Signal(+) Ground

FIRST LVDS Receiver Signal (D-)

FIRST LVDS Receiver Signal (D+)

IRST LVDS Receiver Signal (E-)

F FIRST LVDS Receiver Signal (E+)

No Connection

39 40

47 48

50 51

Bit Select

R2AN

R2AP

R2BN

R2BP

R2CN

R2CP

GND

R2CLKN

R2CLKP

GND

R2DN

R2DP

R2EN

R2EP

GND

VLCD

VLCD VLCD

‘H’ or NC= 10bit(D) , ‘L’ = 8bit

SECOND LVDS Receiver Signal (A-)

SECOND LVDS Receiver Signal (A+)

SECOND LVDS Receiver Signal (B-)

SECOND LVDS Receiver Signal (B+)

SECOND LVDS Receiver Signal (C-)

SECOND LVDS Receiver Signal (C+) Ground

SECOND LVDS Receiver Clock Signal(-)

SECOND LVDS Receiver Clock Signal(+) Ground

SECOND LVDS Receiver Signal (D-)

SECOND LVDS Receiver Signal (D+)

SECOND LVDS Receiver Signal (E-)

SECOND LVDS Receiver Signal (E+) No Connection

No Connection

Ground

Ground No connection Power Supply +12.0V

Power Supply +12.0V

Power Supply +12.0V Power Supply +12.0V

LC470WUE

Note

1. All GND(ground) pins should be connected together to the LCD module’s metal frame.

2. All V

LCD (power input) pins should be connected together.

3. All Input levels of LVDS signals are based on the EIA 644 Standard.

4. Specific pins(pin No. #2~#6) are used for internal data process of the LCD module. These pins should be no connection.

5. Specific pins(pin No. # 8~#10) are used for OPC function of the LCD module. If not used, these pins are no connection. (Please see the Appendix III-4 for more information.)

6. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module. If used for 8Bit(R), these pins are no connection.

7. Specific pin No. #44 is used for “No signal detection” of system signal interface. It should be GND for NSB(No Signal Black) during the system interface signal is not. If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

9/43

www.panelook.com

Global LCD Panel Exchange Center

ଝ

3-2-2. Backlight Module

www.panelook.com

LC470WUE

Product Specification

[ Master ]

1) Common Electrode Connector

: 65002HP-03 (manufactured by YEONHO)or equivalent

No Symbol Note

1 High_Input High_Input

2 High_Input

3NC

Rear view of LCM

H_Input

123

Master Slave

[ Slave ]

1) Common Electrode Connector

: 65002HP-03 (manufactured by YEONHO)or equivalent

High_Input

Master

Slave

[Master] [Slave]

Ver. 1.0

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

10 /43

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LC470WUE

Product Specification

3-3. Signal Timing Specifications

Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timings should be satisfied with the following specification for normal operation.

Table 6-1. TIMING TABLE for NTSC (DE Only Mode)

ITEM Symbol Min Typ Max Unit Note

Frequency

Display Period t

BlankHorizontal

Total

Display Period t

Blank tVB 11 45 69 tHPVertical

Total t

DCLK

Horizontal

Vertical

tHB

tHP

VV - 1080 - tHP

VP 1091 1125 1149 tHP

fCLK

- 960 - tclk

100 140 240 tclk

1060 1100 1200 tclk 2200/2

Table 6-2. TIMING TABLE for PAL (DE Only Mode)

Symbol

Display Period

tHV

148.5/2MHz7774.2570

KHz7067.565

Hz636057

NoteUnitMaxTypMinITEM

tclk-960-

Horizontal

Vertical t

Frequency

Note

The Input of HSYNC & VSYNC signal does not have an effect on normal operation(DE Only Mode).

Blank

Total

DCLK

Horizontal

Vertical

tHB

fCLK

The performance of the electro-optical characteristics may be influenced by variance of the vertical

refresh rate.

Ver. 1.0

tclk240140100

2200/2tclk120011001060

HP-1080-tVVDisplay Period

HP300270228tVBBlank

HP138013501308tVPTotal

148.5/2MHz7774.2570

KHz7067.565

Hz535047

11 /43

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

3-4. LVDS Signal Specification

3-4-1. LVDS Input Signal Timing Diagram

www.panelook.com

LC470WUE

Product Specification

DE, Data

DCLK

First data

Second data

0.7VDD

0.3VDD

tCLK

DE(Data Enable)

0.5 VDD

Invalid data

Valid data

Pixel 0,0

Valid data

Pixel 1,0

Pixel 2,0

Pixel 3,0

Invalid data

tHV

DE(Data Enable)

Ver. 1.0

tHP

1 1080

tVV

tVP

12 /43

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

+ 30 hidden pages

LG Display LC470WUE-SCV1 Specification

Specifications and Main Features

Frequently Asked Questions

User Manual