Notice: This document contains information on products in the design phase of development. The information here is subject to change without
notice. Do not finalize a design with this information. Contact your local Intel sales office or your distributor to obtain the latest specification before
placing your product order.
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS
AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS
OR IMPLIED WARRANTY RELATING TO SALE AND/OR USEOF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO
FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER
INTELLECTUAL PROPERTY RIGHT.
Intel may make changes to specifications, product descriptions, and plans at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The Intel® E7230 chipset may contain design defects or errors known as errata, which may cause the product to deviate from published specifications.
Current characterized errata are available upon request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-
548-4725, or by visiting Intel's website at http://www.intel.com.
Intel, Intel 6700PXH 64=-bit PCI Hub, Intel 6702PXH 64-bit PCI Hub, and the Intel logo are trademarks or registered trademarks of Intel Corporation
As the complexity of computer systems increases, so do the power dissipation requirements. Care
must be taken to ensure that the additional power is properly dissipated. Typical methods to
improve heat dissipation include selective use of ducting, and/or passive heatsinks.
The goals of this document are to:
• Outline the thermal and mechanical operating limits and specifications for the Intel
chipset memory controller hub (MCH).
• Describe a reference thermal solution that meets the specification of the Intel
MCH.
Properly designed thermal solutions provide adequate cooling to maintain the Intel E7230 chipset
MCH die temperatures at or below thermal specifications. This is accomplished by providing a low
local-ambient temperature, ensuring adequate local airflow, and minimizing the die to localambient thermal resistance. By maintaining the Intel E7230 chipset MCH die temperature at or
below the specified limits, a system designer can ensure the proper functionality, performance, and
reliability of the chipset. Operation outside the functional limits can degrade system performance
and may cause permanent changes in the operating characteristics of the component.
The simplest and most cost effective method to improve the inherent system cooling characteristics
is through careful chassis design and placement of fans, vents, and ducts. When additional cooling
is required, component thermal solutions may be implemented in conjunction with system thermal
solutions. The size of the fan or heatsink can be varied to balance size and space constraints with
acoustic noise.
®
E7230
®
E7230 chipset
This document addresses thermal design and specifications for the Intel E7230 chipset MCH
components only. For thermal design information on other chipset components, refer to the
respective component datasheet. For the PXH, refer to the Intel® 6700PXH 64-bit PCI Hub/
6702PXH 64-bit PCI Hub (PXH/PXH-V) Thermal/Mechanical Design Guidelines. For the ICH7,
refer to the Intel® I/O Controller Hub 7 (ICH7) Thermal Design Guidelines.
Note:Unless otherwise specified, the term “MCH” refers to the Intel E7230 chipset MCH.
1.1Definition of Terms
BGABall grid array. A package type, defined by a resin-fiber substrate, onto
which a die is mounted, bonded and encapsulated in molding compound.
The primary electrical interface is an array of solder balls attached to the
substrate opposite the die and molding compound.
BLTBond line thickness. Final settled thickness of the thermal interface
material after installation of heatsink.
MCHMemory controller hub. The chipset component that contains the
processor interface, the memory interface, the PCI Express* interface
and the DMI interface.
PXHIntel® 6700PXH 64-bit PCI Hub. The chipset component that performs
PCI bridging functions between the PCI Express interface and the PCI
bus. It contains two PCI bus interfaces that can be independently
configured to operate in PCI (33 or 66 MHz) or PCI-X* mode 1 (66, 100
or 133 MHz), for either 32- or 64-bit PCI devices.
PXH-VIntel® 6702PXH 64-bit PCI Hub. The chipset component that performs
PCI bridging functions between the PCI Express interface and the PCI
Bus. It contains one PCI bus interface that can be configured to operate
in PCI (33 or 66 MHz) or PCI-X mode 1 (66, 100 or 133 MHz).
T
case_max
Maximum die or IHS temperature allowed. This temperature is
measured at the geometric center of the top of the package die or IHS.
T
case_min
Minimum die or IHS temperature allowed. This temperature is measured
at the geometric center of the top of the package die or IHS.
TDPThermal design power. Thermal solutions should be designed to
dissipate this target power level. TDP is not the maximum power that the
chipset can dissipate.
1.2Reference Documents
The reader of this specification should also be familiar with material and concepts presented in the
following documents:
Edition 840 Thermal and Mechanical Design Guidelines
Intel® Pentium® Processor Extreme Edition and Intel® Pentium® D
Processor Specification Update
BGA/OLGA Assembly Development GuideContact your Intel Field Sales
Various system thermal design suggestionshttp://www.formfactors.org
Representative
§
8Intel® E7230 Chipset Memory Controller Hub (MCH)
Thermal/Mechanical Design Guide
2Packaging Technology
The Intel E7230 chipset consist of three individual components: the MCH, the ICH7 and the Intel
6700PXH 64-bit PCI Hub. The Intel E7230 chipset MCH components use a 34 mm squared,
6-layer flip chip ball grid array (FC-BGA) package (see Figure 2-1, Figure 2-2 and Figure 2-3). For
information on the Intel 6700PXH 64-bit PCI Hub package, refer to the Intel® 6700PXH 64-bit
PCI Hub/6702PXH 64-bit PCI Hub (PXH/PXH-V) Thermal/Mechanical Design Guidelines. For
information on the Intel® I/O Controller Hub (ICH7) package, refer to the Intel® I/O Controller
Hub 7 (ICH7) Thermal Design Guidelines.
1. Primary datum -C- and seating plan are defined by the spherical crowns of the solder balls (shown before motherboard attach)
2. All dimensions and tolerances conform to ANSI Y14.5M-1994
3. BGA has a pre-SMT height of 0.5 mm and post-SMT height of 0.41-0.46 mm
4. Shown before motherboard attach; FCBGA has a convex (dome shaped) orientation before reflow and is expected to have a slightly concave
(bowl shaped) orientation after reflow
1.92 ± 0.078 mm
0.435 ± 0.025 mm
Substrate
See note 3
0.84 ± 0.05 mm
Decoup
Cap
Die
Seating Plane
0.7 mm Max
0.20 See note 4.
0.20 –C–
See note 1.
Figure 2-3. MCH Package Dimensions (Bottom View)
NOTES:
1. All dimensions are in millimeters.
2. All dimensions and tolerances conform to ANSI Y14.5M-1994.
The Intel E7230 chipset MCH package has an exposed bare die which is capable of sustaining a
maximum static normal load of 10 lbf. The package is NOT capable of sustaining a dynamic or
static compressive load applied to any edge of the bare die. These mechanical load limits must not
be exceeded during heatsink installation, mechanical stress testing, standard shipping conditions
and/or any other use condition.
Notes:
1. The heatsink attach solutions must not include continuous stress onto the chipset package with
the exception of a uniform load to maintain the heatsink-to-package thermal interface.
2. These specifications apply to uniform compressive loading in a direction perpendicular to the
bare die top surface.
3. These specifications are based on limited testing for design characterization. Loading limits
are for the package only.