ICST AV9250F-13, ICS9250F-13 Datasheet

Integrated Circuit Systems, Inc.

General Description Features

ICS9250-13

Block Diagram

Pentium is a trademark of Intel Corporation I2C is a trademark of Philips Corporation

Frequency Generator & Integrated Buffers for PENTIUM/Pro

9250-13 Rev A 3/25/99

Pin Configuration

 3.3V outputs: SDRAM, PCI, REF, 48/24MHz  2.5V or 3.3V outputs: CPU  20 ohm CPU clock output impedance  20 ohm PCI clock output impedance  Skew from CPU (earlier) to PCI clock - 1 to 4 ns,

center 2.6 ns.  No external load cap for CL=18pF crystals  ±250 ps CPU, PCI clock skew  400ps (cycle to cycle) CPU jitter  Smooth frequency switch, with selections from

50 to 83.3 MHz CPU. I2C interface for programming  2ms power up clock stable time  Clock duty cycle 45-55%.  56 pin 300 mil SSOP package  3.3V operation, 5V tolerant input.

56-Pin SSOP

Power Groups

VDDREF = REF (0:1), X1, X2 VDDPCI = PCICLK_F, PCICLK(0:5) VDDSDR = SDRAM (0:11), supply for PLL core, VDD48 = 24MHz, 48MHz VDDLIOAPIC = IOAPIC VDDL2CPU = CPUCLK (0:3)

* Internal Pull-up Resistor of 120K to VDD on indicated inputs

The ICS9250-13 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Cyrix. Eight different reference frequency multiplying factors are externally selectable with smooth frequency transitions.

Spread spectrum may be enabled through I2C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9250-13 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Recomended Application:

 440LX/EX type chipset Motherboard single chip

clock solution.

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.

ICS9250-13

Pin Descriptions

Notes:

1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to

program logic Hi to VDD or GND for logic low.

REBMUNNIPEMANNIPEPYTNOITPIRCSED

1FERDDVRWPV3.3lanimon,ylppusrewopLATX,)1:0(feR

0FERTUO.kcolcecnereferzHM813.41

3SF

2,1

NItupnIdehctaL.niptcelesycneuqerF

,53,92,82,22,61,9,3

35,74,14

DNGRWPdnuorG

41XNI

kcabdeefdna)Fp33(pacdaollanretnisah,tupnilatsyrC

2Xmorfrotsiser

52XTUO

daollanretnisaH.zHM813.41yllanimon,tuptuolatsyrC

)Fp33(pac

41,6ICPDDVRWPV3.3lanimon,)5:0(KLCICPdnaF_KLCICProfylppuS

F_KLCICPTUOkcolcICPgninnureerF

1SF

2,1

NItupnIdehctaL.niptcelesycneuqerF

0KLCICPTUO.tuptuokcolcICP

2SF

2,1

NItupnIdehctaL.niptcelesycneuqerF

31,21,11,01)4:1(KLCICPTUO.stuptuokcolcICP

5KLCICPTUO)1=EDOM,edompotksednI(.tuptuokcolcICP

#POTS_ICP

woltupninehw,level0cigoltaskcolc)5:0(KLCICPstlaH

)0=EDOM,edomelibomnI( ,62,12,02,81,71 ,73,63,13,03,72 ,54,34,24,04,93

)51:0(MARDSTUO.stuptuokcolcMARDS

44,83,52,91RDSDDVRWP

,skcolczHM42dnaeroCLLP,)51:0(MARDSrofylppuS

.V3.3lanimon

32ATADSNIroftupniataDI

.tupnilairesC

42KLCSNIfotupnikcolCI

tupniC

2384DDVRWPlanimonV3.3skcolczHM84rofylppuS

zHM42TUOkcolctuptuozHM42

EDOM

2,1

,edoMpotkseD=1,niptcelesnoitcnuf45nip,51niP

.tupnIdehctaL.edoMeliboM=0

zHM84TUOkcolctuptuozHM84

0SF

2,1

NItupnIdehctaL.niptcelesycneuqerF

25,15,94,84)3:0(KLCUPCTUOwoL=#POTS_UPCfiwoL.2LDDVybderewop,stuptuokcolcUPC

05UPCLDDVRWPlanimonV3.3roV5.2rehtie,)3:0(UPCrofylppuS

1FERTUO

tuptuoFERsihT)1=EDOM,edoMpotkseDni(,kcolcecnereferzHM813.41

.sdaolSUBASIrofreffubREGNORTSehtsi

#POTS_UPC

eliboMni(woltupninehw,level0cigoltaskcolc)3:0(KLCUPCstlaH

)0=EDOM,edoM

55CIPAOITUOCIPAOI.1LDDVybderewoPzHM813.41.tuptuokcolc 65CIPAOILDDVRWPlanimonV3.3ro5.2rehtie,CIPAOIrofylppuS

ICS9250-13

Functionality

VDD1,2,3 = 3.3V±5%, V

DDL

1,2 = 2.5V±5% or 3.3±5%, TA=0 to 70°C

Crystal (X1, X2) = 14.31818MHz

5.2_#3.3UPC

leveltupnI

)ataDdehctaL(

rofdetceleSreffuB

:tanoitarepo

1DDVV5.2

0DDVV3.3

CPU 3.3#_2.5V Buffer selector for CPUCLK and IOAPIC drivers.

Power Management Functionality

Mode Pin - Power Management Input Control

52niP,EDOM

)tupnIdehctaL(

64niP51niP

#POTS_UPC

)TUPNI(

#POTS_ICP

)TUPNI(

1FER

)TUPTUO(

5KLCICP

)TUPTUO(

#POTS_UPC#POTS_ICP

KLCUPC stuptuO

KLCICP

)5:0(

,F_KLCICP

,FER

zHM84/42

MARDSdna

latsyrC

CSO

OCV

01 woLdeppotSgninnuRgninnuRgninnuRgninnuR

11 gninnuRgninnuRgninnuRgninnuRgninnuR 10 gninnuRwoLdeppotSgninnuRgninnuRgninnuR

3SF2SF1SF0SF

UPC

)zHM(

MARDS

)zHM(

KLCICP )zHM(

CIPAOI,FER

)zHM( 0000 00.0900.0900.54813.41 0001 10.9810.9815.44813.41 0010 00.8800.8800.44813.41 0011 99.6899.6805.34813.41 0100 19.5819.5859.24813.41 0101 10.5810.5815.24813.41 0110 00.4800.4800.24813.41 0111 00.2800.2800.14813.41

1000 10.1810.1800.04813.41 1001 00.0800.0856.14813.41 1010 13.3813.3842.43813.41 1011 94.8694.8642.43813.41 1100 00.8700.8700.93813.41 1101 00.5700.5705.73813.41 1110 99.1799.1799.53813.41 1111 28.6628.6614.33813.41

ICS9250-13

1. The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.

2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)

3. The input is operating at 3.3V logic levels.

4. The data byte format is 8 bit bytes.

5. To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.

6. At power-on, all registers are set to a default condition, as shown.

General I2C serial interface information

The information in this section assumes familiarity with I2C programming.

For more information, contact ICS for an I2C programming application note.

How to Write:

 Controller (host) sends a start bit.  Controller (host) sends the write address D2

(H)

 ICS clock will acknowledge  Controller (host) sends a dummy command code  ICS clock will acknowledge  Controller (host) sends a dummy byte count  ICS clock will acknowledge  Controller (host) starts sending first byte (Byte 0)

through byte 5

 ICS clock will acknowledge each byte one at a time.  Controller (host) sends a Stop bit

How to Read:

 Controller (host) will send start bit.  Controler (host) sends the read address D3

(H)

 ICS clock will acknowledge  ICS clock will send the byte count  Controller (host) acknowledges  ICS clock sends first byte (Byte 0) through byte 5  Controller (host) will need to acknowledge each byte  Controller (host) will send a stop bit

Notes:

Controller (Host) ICS (Slave/Receiver)

Start Bit Address

(H)

Byte Count

ACK

Byte

ACK

Byte 1

ACK

Byte

ACK

Byte

ACK

Byte 4

ACK

Byte

ACK

Stop Bit

How to Read:

Controller (Host) ICS (Slave/Receiver)

Start Bit Address

(H)

Dummy Command Code

Dummy Byte Count

Byte 0

Byte 1

Byte 2

ACK

Byte 3

Byte 4

Byte 5

Stop Bit

How to Write:

ICS9250-13

Byte0: Functionality and Frequency Select Register (default = 0)

Serial Configuration Command Bitmap

Note 1. Default at Power-up will be for latched logic inputs to define frequenc,. Bits 2, 6:4 are default to 0000.

tiBnoitpircseDDWP

7tiB

noitaludoMmurtcepSdaerpS%52.0±-0

noitaludoMmurtcepSdaerpS%6.0±-1

tiB

)4:6,2(

)4:6,2(tiB

KLCUPC

)zHM(

MARDS

)zHM(

KLCICP )zHM(

XXX

1etoN

000000.0900.0900.54

100010.9810.9815.44

010000.8800.8800.44

110099.6899.6805.34

001019.5819.5859.24

101010.5810.5815.24

011000.4800.4800.24

111000.2800.2800.14

000110.1810.1815.04

100100.0800.0800.04

010113.3813.3856.14

110194.8694.8642.43

001100.8700.8700.93

101100.5700.5705.73

011199.1799.1799.53

111128.6628.6614.33

3tiB

,tceleserawdrahybdetcelessiycneuqerF-0

stupnidehctal

4:6,2tiBybdetcelessiycneuqerF-1

1tiB

noitarepolamroN-0

delbanEmurtcepSdaerpS-1

0tiB

gninnuR-0

stuptuollaetatsirT-1

+ 10 hidden pages