HITACHI HD74ALVCH16831 User Manual
查询HD74ALVCH16831供应商
1-to 4 Address Register / Driver with 3-state Outputs
Description
This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V VCC operation. The device is ideal
for use in applications in which a single address bus is driving four separate memory locations. The
HD74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (SEL)
input. When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are
controlled by the two output enable (OE) controls. Each OE controls two groups of nine outputs. When
SEL is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop. On
the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.
OE controls operate the same as in buffer mode. When OE is logic low, the outputs are in a normal logic
state (high or low logic level). When OE is logic high, the outputs are in the high impedance state. To
ensure the high impedance state during power up or power down, OE should be tied to VCC through a
pullup registor; the minimum value of the registor is determined by the current sinking capability of the
driver. SEL and OE do not affect the internal operation of the flip flops. Old data can be retained or new
data can be entered while the outputs are in the high impedance state. Active bus hold circuitry is provided
to hold unused or floating data inputs at a valid logic level.
HD74ALVCH16831
ADE-205-194 (Z)
Preliminary
1st. Edition
March 1998
Features
• VCC = 2.3 V to 3.6 V
• Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
• Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
• High output current ±24 mA (@VCC = 3.0 V)
• Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
HD74ALVCH16831
Function Table
Inputs Output Y
OE SEL CLK A
HXXXZ
LHXLL
LHXHH
LL↑LL
LL↑HH
H : High level
L : Low level
X : Immaterial
Z : High impedance
↑ : Low to high transition
2
Pin Arrangement
HD74ALVCH16831
14Y1
23Y1
3GND
42Y1
51Y1
V
6
CC
7NC
8A1
9GND
10NC
11A2
12GND
13NC
14A3
V
15
CC
16NC
17A4
18GND
19CLK
20OE1
21OE2
22SEL
23GND
24A5
25A6
V
26
CC
27A7
28NC
29GND
30A8
31NC
32GND
33A9
34NC
V
35
CC
364Y9
373Y9
38GND
392Y9
401Y9
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
1Y2
2Y2
GND
3Y2
4Y2
V
CC
1Y3
2Y3
GND
3Y3
4Y3
GND
1Y4
2Y4
V
CC
3Y4
4Y4
GND
1Y5
2Y5
3Y5
4Y5
GND
1Y6
2Y6
V
CC
3Y6
4Y6
GND
1Y7
2Y7
GND
3Y7
4Y7
V
CC
1Y8
2Y8
GND
3Y8
4Y8
(Top view)
3
HD74ALVCH16831
Absolute Maximum Ratings
Item Symbol Ratings Unit Conditions
Supply voltage V
Input voltage
Output voltage
*1
*1, 2
Input clamp current I
Output clamp current I
Continuous output current I
VCC, GND current / pin ICC or I
Maximum power dissipation
at Ta = 55°C (in still air)
*3
Storage temperature T
CC
V
I
V
O
IK
OK
O
GND
P
T
stg
Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage
to the device. These are stress ratings only, and functional operation of the device at these or
any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute maximum rated conditions for extended periods may affect device
reliability.
1. The input and output negative voltage ratings may be exceeded if the input and output clamp
current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C
and a board trace length of 750 mils.
–0.5 to 4.6 V
–0.5 to 4.6 V
–0.5 to VCC +0.5 V
–50 mA VI < 0
±50 mA VO < 0 or VO > V
±50 mA VO = 0 to V
CC
±100 mA
1 W TVSOP
–65 to 150 °C
CC
Recommended Operating Conditions
Item Symbol Min Max Unit Conditions
Supply voltage V
Input voltage V
Output voltage V
High level output current I
Low level output current I
CC
I
O
OH
OL
Input transition rise or fall rate ∆t / ∆v 0 10 ns / V
Operating temperature T
a
Note: Unused control inputs must be held high or low to prevent them from floating.
2.3 3.6 V
0VCCV
0VCCV
— –12 mA VCC = 2.3 V
— –12 VCC = 2.7 V
— –24 VCC = 3.0 V
—12mAV
—12 V
—24 V
= 2.3 V
CC
= 2.7 V
CC
= 3.0 V
CC
–40 85 °C
4
Loading...