Power requirementAC 230V/50Hz (MAS 101/MAS 111); AC 120V/60Hz (MAS 102)
Power consumption<1W full standby (clock not activated); <2W standby (clock activated);
150W maximum (both channels driven)
Operating temperature0°C to 40°C
Dimensions (H x W x D)Controller: 90mm x 240mm x 240mm (3-9/16" x 9-7/16" x 9-7/16")
Amplifier: 90mm x 240mm x 240mm (3-9/16" x 9-7/16" x 9-7/16")
Loudspeakers (each, with grille): 272mm x 181mm x 196mm
(10-23/32" x 7-1/8" x 7-3/4")
WeightSystem 13.9kg (30,5lb)
Controller 2.0kg (4,4lb)
Amplifier 2.8kg (6,3lb)
Loudspeakers (each): 4.4kg (9,8lb)
Specifications
Page 5
MAS101 MAS102 MAS111
3
harman/kardon
REMOTE CONTROL ASS'Y
CARDBOARD CORNER
1
EPE
3
2
SET
4
EPE
2
NO
SET
1
EPE
2
REMOTE CONTROL ASS'Y
3
CARDBOARD CORNER
4
BOX
5
5
BOX
DESCRIPTIONPARTS NO.Q,ty
1
8250 503B 0 000
3320 0805 0 352
8150 5030 0 000
8150 5011 0000
2
1
4
1
Page 6
4
ENGLISH
MAS SySteM
Front-Panel Controls
Controller and Amplifier
13
Note: Controls are the same for all models.
0
2
7
8
4
9
6
5
A
The MAS systems use touch-sensitive controls. To use a control, tap gently on its lit icon.
NOTE: Controls are the same for all models.
0
Po wer: Turns the MAS system on or places it in Standby mode. To completely power
off the unit, unplug the power supply.
1
Message Display: The time and messages are displayed in this two-line text display.
2
CD Slot: Load compatible discs here.
3
Skip/S can Forward/Reverse: These buttons function differently, depending on the
current source:
iPod, CD or USB
•
button twice to skip to the previous track. Press and hold a button to scan
forward or reverse within a track.
•
: Press and release a button to select the next higher or lower programmed
Radio
preset station. Press and hold a button to scan to the next available higher or
lower station. When you release the button, the tuner continues to scan until it
finds a station of acceptably strong signal quality, and then it stops. To stop the
scan before a station is found, press the button while the tuner is scanning.
4
Play/Pause: Each tap toggles between the Play and Pause functions.
5
S top: Fully stops playback.
6
Ejec t: When a CD is loaded, tap here to eject it.
: Press and release to skip to the next track. Press the Reverse
7
USB Port A: Connect a compatible USB device here to enjoy playback of audio MP3
or WMA files. Although most USB flash and hard-disk drives in the FAT32 file format,
as well as many MP3 players, are compatible with the MAS system, due to the wide
variety of manufacturers, playback cannot be guaranteed. Do not connect an iPod
or iPhone to this port. Do not connect a personal computer or any peripherals to this
port.
8
Line -In Jack (Line Input): Connect a stereo 3.5mm male-to-male cable (not
included) to the headphone or line-level output on a portable player or other device.
9
Headphone Jack: Outputs a stereo signal for private listening through most
headphones that are equipped with a stereo 3.5mm plug.
A
Volume Control: Increases or decreases the volume.
Page 7
5
MAS SySteM
Rear-panel connections
Controller
c
a
l
k
0
FM Antenna Terminal: Connect the included FM antenna wire here.
1
DAB Antenna Terminal (MAS 111 Only): Connect the included DAB antenna wire
lead here to enjoy programm ing from digital DAB, DAB+ or T-DMB-Audio radio
stations available in your area.
2
USB Port B: Connect a compatible USB device here to enjoy playback of audio MP3
or WMA files. Although most USB flash and hard-disk drives in the FAT32 file format,
as well as many MP3 players, are compatible with the MAS system, due to the wide
variety of manufacturers, playback cannot be guaranteed. Do not connect an iPod
or iPhone to this port. Do not connect a personal computer or any peripherals to this
port.
3
Optic al 1/2 and Coaxial 1/2 Digital Audio Inputs: Connect a source device’s
optical or coaxial digital audio output to the corresponding input. Only the
uncompressed PCM format is supported.
4
T V and AUX Analog Audio Inputs: Connect the analog audio outputs of a tele-
vision or any source device to enjoy playback through the high-performance MAS
system.
5
Phono Input: Connect the outputs of a moving-magnet (MM) type turntable to this
input. Do not connect any other type of turntable to this input, and do not connect
the outputs of an MM-type turntable to any other analog audio inputs on the MAS
system without using a phono preamp, available separately from many electronics
stores.
6
The Bridge IIIP Input: To enjoy playback of audio materials stored on a compatible
iPod (see page 4), connect The Bridge IIIP. Make sure the insert for The Bridge IIIP is
installed, and install the appropriate dock adapter for your iPod within the insert, as
shown in Figure 1 on page 10.
d
b
d
h
i
j
7
Analog Audio O utputs: Connect these outputs to the analog audio inputs of an
audio recorder. When a source connected to the MAS system is playing, the signal will
be available at these outputs for recording. IMPORTANT: The Analog Audio Outputs
will mute when the Mute button on the remote is pressed. See page 9.
8
Coaxial Digital Audio O utput: Connect this output to the coaxial digital audio
input of a digital audio recorder. When the following sources are playing, the signal
will be available at this output for recording: CD, USB Ports A/B, Coaxial 1/2, Optical
1/2. The following sources are not available at this output: FM/DAB, TV, Aux, Phono,
The Bridge IIIP.
NOTES:
The MAS system can convert analog sources to the digital domain, or digital
•
sources to the analog domain for recording.
It is the user’s responsibility to comply with all laws pertaining to the
•
copying of audio materials.
9
O utput to Amplifier: Connect the incl uded ribbon cable to this connec tor and to
the corresponding connector on the MAS amplifier. This cable passes audio signals
from the controller to the amplifier, and it transfers DC power from the amplifier
to the controller. If this cable is ever damaged, do not use it, and contact Harman
Kardon for a replacement.
A
RS -232 Serial Port: This port is used only for system upgrades. Do not connect it to
any devices unless instructed to do so at the time a system upgrade is released.
B
Update Switch: This switch is used only for system upgrades. Leave it in the “N”
position for norm al operation unless instructed to sw itch it to the “U” pos ition to
install a system update.
e
f
g
Page 8
6
MAS SySteM
Remote control functions
Source Selectors
K/LM/N
FM Mode
Transport Controls
Preset/Folder +/–
–10 numeric Key
Power
Info
Back
Navigation
Clear
Eject
Numeric keys
Sleep
Settings
Time
Enter
Check
Auto Store
Volume +/–
Mute
+10 numeric Key
Display
Program/Memory
Random
Power: Turns the MAS system on or off. To completely power off the unit, unplug the
power supply.
Sleep: Each press increases the time until turn-off, from 10 to 90 minutes, in increments
of 10 minutes. The next press after the 90 minutes setting turns off the Sleep function.
Source Selectors: Selects a source input. Each press of the Line In or Digital In button
toggles among the available analog (L ine Input on right-side panel; TV, AUX or Phono
Input on rear panel) or digital audio inputs (Coaxial 1 or 2, Optical 1 or 2), respectively.
Press the iPod button to select an iPod docked in The Bridge IIIP.
Display: Adjusts the brightness of the message display. Each time the button is pressed
and held for one second, the message display brightness will cycle between full, half and
off. When the display is off while the system is turned on, the LEDs inside the Volume
knob and behind the front-panel function buttons will remain lit to remind you that the
system is still on.
Settings: Accesses menus for Speaker Setup (tone controls), Time Setup (clock), Alarm
Setup, System Version and System Reset. See the Operation section for more information.
Back: Returns to previous menu level.
Info: Displays the status of the current source:
Radio
•
: When FM band is in use, each press of the button toggles between the PS
(Program Service) and RT (Radio Text) RDS information, if available. When a DAB
radio station is playing (MAS 111 only), press this button to access the menu system
for the DAB tuner. See pages 13 and 14 for more information.
Audio CD
•
•
Time: Displays elapsed track time for the current Audio CD (no effect on data CDs or
other sources). Each additional press changes the display as follows: remaining track
time, elapsed disc time, remaining disc time then back to elapsed track time.
K/LM/N
through the Settin gs Menus, or through lists of content, and press the Enter button to
make selections. Press the Back button to return to the previous menu or content level.
Enter: Selects a menu item, or saves setting changes and returns to the previous menu
level.
: Displays CD Text information, if available. Each press of the button displays
the following items: Song, Artist, Album.
USB or Data CD
press of the button displays the individual items Song, Artist, Album, File type and
Folder, and then goes back to scrolling. If ID3 tags are not available, the file name will
appear.
: Scrolls all ID3 tag information for current source, if available. Each
Navigation buttons: Use the M and N buttons to scroll forward and reverse
Page 9
7
ENGLISH
MAS SySteM
Clear: Clears the current preset station or a playlist entry.
Radio
•
: To delete the current preset station, press the Clear button while it is playing.
Playlist
•
Program/Memory: Used to program playlists and radio presets.
•
•
Check: After a playlist has been programmed and play has been stopped, each press of
the Check button displays the tracks in the playlist.
Eject: When a CD is loaded, press this button to eject it.
FM Mode: Used with FM radio, each press toggles between Stereo and Monaural
playback.
Auto Store: Scans through all frequencies, searching for stations with acceptably strong
signal quality, and stores them as presets.
Random: Each press turns Random playback mode (shuffle) on or off. This mode plays
the tracks of the current disc or drive in random order.
: While programming a playlist, press the Clear button to delete the track just
entered. After the playlist has been saved by pressing the Stop button, press the Clear
button to delete the entire playlist. To delete a single track, stop play, press the Check
button repeatedly until the desired track appears and press the Clear button. Press
the Play or Stop button to exit the Check mode.
Radio
: If the current station has not been programmed into a preset, press Program/
Memory and press the Enter button to store the station at the current preset number,
or use the numeric keys to enter a different preset number. The new preset will
overwrite the existing one.
USB or CD (Audio or Data)
tracks to the playlist by using the Skip/Scan Transport Controls or the numeric keys
to select the t rack, then press the Program button to enter t he selection. Add up to
30 files. Press Play to play the playlist, or Stop to save the playlist without playing it.
During playback, the order of the track in the playlist will appear on the left, with the
disc’s track number to the right. See page 14 and 15.
: Press the Program button to begin Program Mode. Add
Remote control functions
Transport Controls
Track Skip Up/Down (iPod, CD or USB): Press and release the Next/Previous
skip buttons to skip to the next track, or the beginning of the current track. Press the
Previous Skip button twice to skip to the previous track.
Scan Forward/Reverse: These buttons function differently, depending on which
source has been selected:
iPod, CD or USB
•
track.
•
Radio:
by one increment/decrement. Press and hold a button to scan quickly through
the frequencies for next available station. Press the same button again to stop
scanning.
Play/Pause: Each tap toggles between the Play and Pause functions.
Stop: Fully stops playback.
Preset/Folder +/–: Selects a preset station or folder on a USB or data CD.
Radio
•
: Each press changes to the next or previous preset station, if any have been
programmed.
USB or Data CD
•
to the next or previous folder. After 3 seconds, the first track in the new folder will
begin playing.
Mute: Press to temporarily silence the speakers. Press again to restore audio. Muting is
also canceled if the MAS system is turned off.
NOTE: Pressing the Mute button also mutes the Analog Audio Outputs. See page 6.
Volume +/–: Increases or decreases the volume. Press and hold to change the volume
more quickly.
Numeric keys: Used to enter track numbers, radio stations or preset numbers, or while
adjusting the clock and alarm times.
–10 and +10 numeric Key: Used with a USB device or CD to quickly advance through a
large number of tracks. Each press of these keys changes to the next or previous track in
increments of 10.
: Press and hold a button to scan forward or reverse within a
Press and release a button to tune to the next higher or lower frequency
: Press once to open the current folder. Each additional press changes
Page 10
Line
8
Front
Panel
Control
Circuit
ConnectoionAmp
+5V
DGND
AGND
+3.3V
LDO
+1V
AMP_R-
AMP_L-
AMP_R+
AMP_L+
-15V
+15V
NJM
2608
Out_L
Out_R
+8V
MOLEX
IR
Sense
TOUCH
VFD
1
Sense
TOUCH
Driver
SPI
+5V
CPU
/SPI
2
I C
LDO
Out
Headphone
Out
Headphone
HP_Out_R
HP_Out_L
HP
AMP
Audio
Line
Line_Out_L
Out
Out
Line_Out_R
Subwoofer
Out
Subwoofer
Subwoofer_Out
Output
MainDigital
Coax
Out
SPDIF_SW
Coaxial_Out
1
2
3
MAS111 Head Unit Block Diagram
Servo
Ali
SPI
M5673
USB 1.1
SPDIF_ALI_OUT
D/A
2
NJM
2608
Subwoofer_Out
NJM
2608
-
Dac3_L
AINL
+
-
2608
NJM
C
I
SPDIF_OUT_DIRECT
TXP
_Input_Out
SI
2
SAI
AINR
-
+
NJM
2608
SWITCH
74HC151
Tx
CS48540
_Iine_Out
S
2
I
DSP
_Main_Out
_Sub_Out
S
S
2
2
I
I
CX
2
3
Line_Out_L
++-
Dac2_L
NJM
NJM
2608
2608
+
Line_Out_R
-
Dac2_R
NJM
2608
Main_Out_R
Main_Out_L
Main_Out_R
Main_Out_L
NJM
2608
Relay_Control
Offset_detect
VOL-
VOL+
Mute_Audio
Standby
IR
Drop_detect
MM_MC_Sel
SPDIF_SW
Main
CPU
CI
2
+
-
Dac1_L
+
-
Dac1_R
CS42516
Spdif_In6
Spdif_In5
Spdif_In4
Spdif_In3
Spdif_In2
Spdif_In1
iPod CHECK
SPDIF_DAB_OUT
SPDIF_ALI_OUT
Coaxial_1
Coaxial_2
Optical_1
Optical_2
Line_In_1
Line_In_2
Line_In_3
BD3841FS
4
Line_In_4
Line_In_5
Line_In_6
Line_In_7
4
dB30
2
iPod_In-L
iPod_In-R
LMV
832
DRIVER
MOTOR
5
OPU
LOADER
SLOT IN
Disc
Drive
DD
RELAYUSB Front
USB Back
USB
Inputs
UART iPod TX
UART iPod RX
In-R
In-L
Charger GND
Charger +8V
iPod CHECK
HW Identification
iPod
Connector
iPod
CC
I C
C
2
I
Tuner_L
Tuner_R
SPI RDS
SPI Tuner
CAN
DAB/DAB+/DMB
Venice 7.1
Frontier Silicon
RF
Coax 2
Antenna
RF
DAB
RF
Coax 1
Digital
Optical 1
Inputs
BB
Optical 2
Tuner
RF_FM
iPod_In-R
RF
RFAntenna
RIAA
5
TV
Line
AUX
Line In
Inputs
AA
Jack_In_R
Jack_In_L
iPod_In-L
Phono MM
Page 11
TUNER
9
WIRING DIAGRAM
BOARD
HEADPHONE
2P
CON8
16P
CN1
7P
CN1
RS232 BOARD
9P
CN2
10P
CN3
13P
CON1
9P
CON7
CON11
7P
CON5
CON10
10P
13P
6P
CON3
MAIN BOARD
CON9
16P
CON4
16P
DISPLAY BOARD
5P
CON2
CD CORE
Page 12
Philips SemiconductorsProduct specification
10
Hex inverter74HCU04
FEATURES
• Output capability: standard
• ICC category: SSI
GENERAL DESCRIPTION
The 74HCU04 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).
It is specified in compliance with JEDEC standard no. 7A.
The 74HCU04 is a general purpose hex inverter. Each of the six inverters is a single stage
QUICK REFERENCE DATA
GND = 0 V; T
SYMBOLPARAMETERCONDITIONSTYP.UNIT
/ t
t
PHL
PLH
C
I
C
PD
=25°C; tr=tf=6ns
amb
propagation delay nA to nYCL= 15 pF; VCC=5V5ns
input capacitance3.5pF
power dissipation capacitance per inverternote 110pF
Note
1. C
is used to determine the dynamic power dissipation (PD in µW):
PD
PD=CPD× V
2
× fi + ∑ (CL× V
CC
2
× fO) where:
CC
fi= input frequency in MHz
fo= output frequency in MHz
CL= output load capacitance in pF
VCC= supply voltage in V
∑ (CL× V
• Die Sales: Wafer Form, Tape and Reel and Bumped Wafers
Description
The AT24C02B provides 2048 bits of serial electrically erasable and programmable
read-only memory (EEPROM) organized as 256 words of 8 bits each. The device is
optimized for use in many industrial and commercial applications where low-power
and low-voltage operation are essential. The AT24C02B is available in space-saving
8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3)
SOT23, 8-lead TSSOP, and 8-ball dBGA2 packages and is accessed via a Two-wire
serial interface. In addition, the AT24C02B is available in 1.8V (1.8V to 5.5V) version.
, 5-lead
Two-wire
Serial EEPROM
2K (256 x 8)
AT24C02B
Table 0-1.Pin Configuration
Pin NameFunction
A0 - A2Address Inputs
SDASerial Data
SCLSerial Clock Input
WPWrite Protect
GNDGround
VCCPower Supply
Note:For use of 5-lead SOT23, the
software A2, A1, and A0 bits in
the device address word
must be set to zero to properly communicate.
8-lead Ultra-Thin
Mini-MAP (MLP 2x3)
VCC
WP
SCL
SDA
8
7
6
5
A0
1
A1
2
A2
3
GND
4
8-ball dBGA2
VCC
WP
SCL
SDA
Bottom ViewBottom View
8-lead TSSOP
1
A0
2
A1
3
A2
GND
4
5-lead SOT23
SCL
GND
SDA
1
2
3
8
VCC
7
WP
6
SCL
5
SDA
WP
5
VCC
4
8-lead SOIC
A0
A1
A2
GND
8-lead PDIP
A0
A1
A2
GND
1
8
7
6
5
1
2
3
4
1
2
3
4
A0
2
A1
3
A2
4
GND
VCC
8
WP
7
SCL
6
SDA
5
8
VCC
7
WP
6
SCL
5
SDA
5126H–SEEPR–8/07
151718
Page 18
Page 19
Page 20
Page 21
CS42516
110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver
Features
Six 24-bit D/A, two 24-bit A/D Converters
110 dB DAC / 114 dB ADC Dynamic Range
-100 dB THD+N
System Sampling Rates up to 192 kHz
S/PDIF Receiver Compatible with EIAJ
CP1201 and IEC-60958
Recovered S/PDIF Clock or System Clock
Selection
8:2 S/PDIF Input MUX
ADC High-Pass Filter for DC Offset Calibration
Expandable ADC Channels and One-Line
Mode Support
Digital Output Volume Control with Soft Ramp
Digital +/-15 dB Input Gain Adjust for ADC
Differential Analog Architecture
Supports Logic Levels between 1.8 V and 5 V
General Description
The CS42516 codec provides two analog-to-di gital and
six digital-to-analog delta-sigma converters, as well as
an integrated S/PDIF receiver.
The CS42516 integrated S/PDIF receiver supports up
to eight inputs, clock recovery circuitry and format autodetection. The internal stereo ADC is capable of independent channel gain control for single-ended or
differential analog inputs. All six channels of DAC provide digital volume control and differential analog
outputs. The general-purpose outputs may be driven
high or low, or mapped to a variety of DAC mute controls or ADC overflow indicators.
The CS42516 is ideal for audio systems requiring wide
dynamic range, negligible distortion and low noise, such
as A/V receivers, DVD receivers, digital speaker and
automotive audio systems.
The CS42516 is available in a 64-pin LQFP package in
both Commercial (-10° to 70° C) and Automotive
(-40° to 85° C) grades. The CDB42518 Customer Demonstration board is also available for device evaluation.
Refer to “Ordering Information” on page 89.
Codec Serial Audio Data Input (Input) - Input for two’s complement serial audio data.
64
63
CODEC Serial Clock (Input/Output) - Serial clock for the CODEC serial audio interface.
2
CODEC Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on
3
the CODEC serial audio data line.
4
Digital Power (Input) - Positive power supply for the digital section.
51
5
Digital Ground (Input) - Ground reference. Should be connected to digital ground.
52
6
Control Port Power (Input) - Determines the required signal level for the control port.
Serial Control Port Clock (Input) - Serial clock for the serial control port. Requires an external pull-up
7
resistor to the logic interface voltage in I²C mode as shown in the Typical Connection Diagram.
Serial Control Data (Input/Output) - SDA is a data I/O line in I²C mode and requires an external pull-up
8
resistor to the logic interface voltage, as shown in the Typical Connection Diagram. CDOUT is the output
data line for the control port interface in SPI mode.
Address Bit 1 (I²C)/Serial Control Data (SPI) (Input) - AD1 is a chip address pin in I²C mode; CDIN is
9
the input data line for the control port interface in SPI mode.
Address Bit 0 (I²C)/Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I²C mode; CS
Connect DGN D and A G ND at single point near Codec
1. See the ADC Input Filter section in the Appendix.
2. See the DAC O utput Filter section in the Appendix.
3. See the PLL Filter section in the Appendix.
Figure 5. Typical Connection Diagram
23
Page 26
CS485xx Family Data Sheet
FEATURES
Cost-effective, High-performance 32-bit DSP
— 300,000,000 MAC/S (multiply accumulates per second)
— Dual MAC cycles per clock
— 72-bit accumulators are the most accurate in the industry
— 24k x 32 SRAM, 2k blocks - assignable to data or program
— Internal ROM contains a variety of configurable sound
DSP Tool Set w/ Private Keys for Protecting Customer IP
Configurable Serial Audio Inputs/Outputs
— Configurable for all input/output types
— Maximum 32-bit @ 192 kHz
— Supports 32-bit audio sample I/O between DSP chips
— TDM input modes (multiple channels on same line)
— 192 k Hz SP DIF transmitter
— Multi-channel DSD direct stream digital SACD input
Supports Two Diff eren t Input Fs Sam ple Rates
— Output can be master or slave
— Dual processing path capability
— Input supports dual domain slave clocking
— Hardware assist time sampling for sample rate conversion
Integrated Clock Manager/PLL
— Can operate from external crystal, external oscillator
Input Fs Auto Detection
Host & Boot via Serial Interface
Configurable GPIOs and External Interrupt Input
1.8V Core and a 3.3V I/O that is tolerant to 5V input
Low-power Mode
— “Energy-Star Ready” via low-power mode, 268 µW in
standby
Differentiating from the legacy Cirrus multi-standard, multichannel decoders, this new CS485xx family is still based on
the same high-performance 32-bit fixed point Digital Signal
Processor core but instead is equipped with much less
memory, tailoring it for more cost-effective applications
associated with multi-channel and virtual-channel sound
enhancements. Target applications are:
— Digital Televisions
— Multimedia Peripherals
—iPod
— Automotive Head Units
— Automotive Outboard Amplifiers
— HD-DVD & Blu-ray Disc DVD Receivers
— PC Speakers
There are are also a wide variety of licensable DSP codes
available today as seen by the following examples:
Cirrus also ha s developed, or is developing their own royal tyfree versions of popular features sets like Cirrus Bass
Manager, Cirrus Dynamic Volume Leveler, Cirrus Original
Multichannel Surround, Cirrus Virtual Speaker & Cirrus 3DAudio.
The CS485xx family is programmed using the Cirrus
proprietary DSP Composer
Processing chains may be designed using a drag-and-drop
interface to place/utilize functional macro audio DSP
primitives. The end result is a software image that is downloaded to the DSP via serial host or serial boot modes.
Ordering Information:
See page 20 for ordering information
®
Docking Stations
L
A
FT
DRA
™
GUI development tool.
®
DELPHI
D
M
A
GPIODebug
12 Ch. Audio In /
6 Ch. SACD In
S/PDIF
12 Ch PCM
Audio Out
Serial
Control 1
32-bit
DSP
PXY
CONFIDENTI
http://www.cirrus.com
24
Watchdog
TMR1
TMR2
PLL
Page 27
8.2 CS48540, 48-pin LQFP Pinout Diagram
GPIO10, SCP__MISO / SDA
GPIO9, SCP_MOSI
GND4
GPIO7, HS4
33
32
VDDIO3
37
GPIO11, SCP_CLK
36
35
34
GPIO6, DAO2_DATA0, HS3
31
CS485xx Family Data Sheet
32-bit Audio Decoder DSP Family
GPIO3, DAO1_ DATA1, HS1
VDD2GND2
GPIO5, XMTA
GNDIO3
30
28
29
GPIO4, DAO1_ DATA2, HS2
GPIO18, DAO_MCLK
26
27
25
VDDIO2
24
GPIO8, SCP_CS#
GPOI12, SCP_IRQ#
GNDIO4
GPIO13, SCP_BSY#, EE_CS#
VDD3
XTAL_OUTGPIO15, DAI2_SCLK
XTO
GNDA
PLL_REF_RES
VDDA (3.3V)
38
39
40
23
22
21
DAO_SCLK
GND3
DAO_LRCLK
FT
41
42
43
CS48540
48-Pin LQFP
DAO1_DATA0, HS0
20
19
GNDIO2
18
DRA
XTI
44
45
46
47
48
1
2
3
4
5
6
7
L
A
8
HI
9
10
11
GPIO14, DAI2_LRCLK
17
16
VDD1
GPIO17,
15
14
GPIO2
GPIO1, DAI1_DATA2
13
12
DAI2_DATA0
TEST
DBDA
RESET#
GND1
DBCK
GNDIO1
DAI1_LRCLK
DAI1_SCLK
DELP
GPIO16, DAI1_DATA0
GPIO0, DAI1_DATA1
Figure 12. CS48540, 48-Pin LQFP Pinout
CONFIDENTI
VDDIO1
25
Page 28
FAN1112
1A 1.2V Low Dropout Linear Regulator
Features
• Low dropout voltage
• Load regulation: 0.05% typical
• Trimmed current limit
• On-chip thermal limiting
• Standard SOT-223 and TO-252 packages
• Three-terminal fixed 1.2V
Applications
• Post regulator for switching supplies
• Supply for low-voltage processors
Typical Application
Description
The FAN1112 is a 1.2V low dropout three-terminal
regulator with 1A output current capability. The device has
been optimized for low voltage where transient response and
minimum input voltage are critical.
Current limit is trimmed to ensure specified output current
and controlled short-circuit current. On-chip thermal limiting
provides protection against any combination of overload and
ambient temperatures that would create excessive junction
temperatures.
Unlike PNP type regulators where up to 10% of the output
current is wasted as quiescent current, the quiescent current
of the FAN1112 flows into the load, increasing efficiency.
The FAN1112 regulator is available in the industry-standard
SOT-223 and TO-252 (DPAK) power packages.
FAN1112
V
= 3.3VV
IN
10µF
++
GND
V
OUT
IN
1.2V at 1A
22µF
26
Page 29
°
°
°
Pin Assignments
Tab is
V
OUT
Front View
Front View
Tab is V
OUT
3
IN
1
2
OUT
1
GND
GND OUTIN
23
4-Lead Plastic SOT-223
Θ
= 15°C/W*
JC
*With package soldered to 0.5 square inch copper area over backside ground plane or internal power plane., Θ
3-Lead Plastic TO-252
ΘJC = 3°C/W*
can vary from
JA
30°C/W to more than 50°C/W. Other mounting techniques may provide better thermal resistance than 30°C/W.
Absolute Maximum Ratings
ParameterMin.Max.Unit
V
IN
(V
IN
– V
OUT
) * I
OUT
Operating Junction Temperature Range0125
Storage Temperature Range-65150
Lead Temperature (Soldering, 10 sec.)300
1.2
1.0
0.8
(A)
0.6
OUT
I
0.4
18V
See Figure 1
C
C
C
0.2
0
068
10121416182042
V
– V
OUT
(V)
IN
Figure 1. Absolute Maximum Safe Operating Area
27
Page 30
HEF4094B
8-stage shift-and-store register
Rev. 08 — 2 April 2010Product data sheet
1. General description
The HEF4094B is an 8-stage serial shift register. It has a storage latch associated with
each stage for strobing data from the serial input to par allel buffered 3-state outputs
QP0 to QP7. The parallel outputs may be connected directly to common bus lines. Data is
shifted on positive-going clock transitions. The data in each shift register stage is
transferred to the storage register when the strobe (STR) input is HIGH. Data in the
storage register appears at the outputs whenever the output enable (OE) signal is HIGH.
Two serial ou tputs (QS1 and QS2) are available for cascading a number of HEF4094B
devices. Serial data is available at QS1 on positive -going clock e dges to allow high -speed
operation in cascaded systems with a fast clock rise time. The same seri al data is
available at QS2 on the next negative going clock edge. This is used for cascading
HEF4094B devices when the clock has a slow rise time.
It operates over a recommended V
(usually ground). Unused inputs must be connected to V
also suitable for use over the industrial (−40 °C to +85 °C) and automotive (−40 °Cto
+125 °C) temperature ranges.
power supply range of 3 V to 15 V referenced to VSS
DD
, VSS, or another input. It is
DD
2. Features and benefits
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Operates across the automotive temperature range −40 °C to +125 °C
Complies with JEDEC standard JESD 13-B
3. Ordering information
Table 1.Ordering information
All types operate from
Type numberPackage
HEF4094BPDIP16plastic dual in-line package; 16 leads (300 mil)SOT38-4
HEF4094BTSO16plastic small outline package; 16 leads; body width 3.9 mmSOT109-1
HEF4094BTSSSOP16plastic shrink small outline package; 16 leads; body width 5.3 mmSOT338-1
−40°
C to +125°C.
NameDescriptionVersion
28
Page 31
NXP Semiconductors
001aaf119
001aaf111
4. Functional diagram
D
2
CP
3
STR
1
OE
15
QP0
8-STAGE SHIFT
REGISTER
8-BIT STORAGE
REGISTER
3-STATE OUTPUTS
QP1 QP2 QP3 QP4 QP5 QP6 QP7
QS2
QS1
HEF4094B
8-stage shift-and-store register
31
CPSTR
QS1
QS2910
QP0
10
9
2OED
QP1
QP2
QP3
QP4
QP5
QP6
QP7
4
5
6
7
14
13
12
11
456714131211
Fig 1.Functional diagramFig 2.Logic symbol
STAGES 1 TO 6STAGE 0STAGE 7
CP
STR
OE
DD
CP
FF 0
DLEQ
LATCH 0
Q
QP0
D
CP
QP1
QP2
QP3
QP4
QP5
QP6
Q
DCPQ
FF 7
DLEQ
LATCH 7
QP7
15
DQS2
Q
LE
LATCH
001aag799
QS1
Fig 3.Logic diagram
29
Page 32
NXP Semiconductors
5. Pinning information
5.1 Pinning
HEF4094B
8-stage shift-and-store register
HEF4094B
1
STRV
2
DOE
3
CPQP4
4
QP0QP5
5
QP1QP6
6
QP2QP7
7
QP3QS2
8
V
SS
001aae662
Fig 4.Pin configuration
5.2 Pin description
Table 2.Pin description
SymbolPinDescription
STR1strobe input
D2data input
CP3clock input
QP0 to QP74, 5, 6, 7, 14, 13, 12, 11parallel output
V
SS
QS19serial output
QS210serial output
OE15output enable input
V
↑LXXZZQ6SNC
↓LXXZZNCQ7S
↑HLXNCNCQ6SNC
↑HHLL QPn −1Q6SNC
↑HHHHQPn −1Q6SNC
↓H H H NCNCNCQ7S
[1] At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.
H = HIGH voltage level; L = LOW voltage level; X = don’t care;
↑ = positive-going transition; ↓ = negative-going transition;
Z = HIGH-impedance OFF-state; NC = no change;
Q6S = the data in register stage 6 before the LOW to HIGH clock transition;
Q7S = the data in register stage 7 before the HIGH to LOW clock transition.
[1]
CLOCK INPUT
STROBE INPUT
OUTPUT ENABLE INPUT
INTERNAL Q0S (FF 0)
INTERNAL Q6S (FF 6)
SERIAL OUTPUT QS1
SERIAL OUTPUT QS2
Fig 5.Timing diagram
DATA INPUT
OUTPUT QP0
OUTPUT QP6
Z-state
Z-state
31
Page 34
Features
·
Operating voltage: 2.0V~5.5V
·
Maximum input serial clock: 500kHz at VDD=2V,
2MHz at V
·
Operating current: less than 1mAat2V,
DD
=5V
less than 1.2mAat5V
·
TTL compatible
-
VIH: 2.0V~VDD+0.3V at VDD=5V
-
VIL: -0.3V~+0.8V at VDD=5V
Applications
·
Microcomputer serial clock
General Description
The HT1380/HT1381 is a serial timekeeper IC which
providesseconds,minutes,hours,day,date,monthand
year information. The number of days in each month
and leap years are automatically adjusted. The
HT1380/HT1381 is designed for low power consumption and can operate in two modes: one is the 12-hour
mode with an AM/PM indicator, the other is the 24-hour
mode.
HT1380/HT1381
Serial Timekeeper Chip
·
Two data transmission modes: single-byte,
or burst mode
The HT1380/HT1381 has several registers to store the
corresponding information with 8-bit data format. A
32768Hz crystal is required to provide the correct timing. In order to minimize the pin number, the
HT1380/HT1381 use a serial I/O transmission method
to interface with a microprocessor. Only three wires are
required: (1) REST
delivered 1 byte at a time or in a burst of up to 8 bytes.
, (2) SCLK and (3) I/O. Data can be
Block Diagram
Pin Assignment
S C L K
R E S T
N C
X 1
X 2
V S S
I / O
1
2
3
4
H T 1 3 8 0
8 D I P - A
D a t a S h i f t
R e g i s t e r
C o m m a n d
C o n t r o l L o g i c
V D D
8
7
S C L K
I / O
6
R E S T
5
R e a l T i m e
C l o c k
O s c i l l a t o r a n d
D i v i d e r C i r c u i t
1
N C
2
X 1
3
X 2
4
V S S
H T 1 3 8 1
8 S O P - A
X 1
X 2
V D D
8
7
S C L K
I / O
6
R E S T
5
9
32
Page 35
Pad Assignment
1
2
3
4
5
6
7
( 0 , 0 )
X 1
X 2
V S S
I / O
S C L K
V D D
R E S T
HT1380/HT1381
Chip size: 2010 ´ 1920 (mm)
2
* The IC substrate should be connected to VSS in the PCB layout artwork.
Pad Coordinates
Pad No.XY
1
2
3
-851.40
-851.40
-844.40-203.90
4845.90
5848.40
6845.90332.60
7844.40572.60
Pad Description
Pad No.Pad NameI/O
1X1ICMOS32768Hz crystal input pad
2X2OCMOSOscillator output pad
3VSS
4REST
¾
ICMOSReset pin with serial transmission
5I/OI/OCMOSData input/output pin with serial transmission
6SCLKICMOSSerial clock pulse pin with serial transmission
7VDD
The LM117 series of adjustable 3-terminal positive voltage
regulators is capable of supplying in excess of 1.5A over a
1.2V to 37V output range. They are exceptionally easy to
use and require only two external resistors to set the output
voltage. Further,both line and load regulation are better than
standard fixed regulators. Also, the LM117 is packaged in
standard transistor packages which are easily mounted and
handled.
In addition to higher performance than fixed regulators, the
LM117 series offers full overload protection available only in
IC’s. Included on the chip are current limit, thermal overload
protection and safe area protection. All overload protection
circuitry remains fully functional even if the adjustment terminal is disconnected.
Normally,no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in
which case an input bypass is needed. An optional output
capacitor can be added to improve transient response. The
adjustment terminal can be bypassed to achieve very high
ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators.
Besides replacing fixed regulators, the LM117 is useful in a
wide variety of other applications. Since the regulator is
“floating” and sees only the input-to-output differential volt-
age, supplies of several hundred volts can be regulated as
long as the maximum input to output differential is not exceeded, i.e., avoid short-circuiting the output.
Also, it makes an especially simple adjustable switching
regulator,a programmable output regulator, or by connecting
a fixed resistor between the adjustment pin and output, the
LM117 can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping
the adjustment terminal to ground which programs the output to 1.2V where most loads draw little current.
For applications requiring greater output current, see LM150
series (3A) and LM138 series (5A) data sheets. For the
negative complement, see LM137 series data sheet.
Features
n Guaranteed 1%output voltage tolerance (LM317A)
n Guaranteed max. 0.01%/V line regulation (LM317A)
n Guaranteed max. 0.3%load regulation (LM117)
n Guaranteed 1.5A output current
n Adjustable output down to 1.2V
n Current limit constant with temperature
n P
n 80 dB ripple rejection
n Output is short-circuit protected
Full output current not available at high input-output voltages
*
Needed if device is more than 6 inches from filter capacitors.
†
Optional— improves transient response. Output capacitors in the range
of 1 µF to 1000 µF of aluminum or tantalum electrolytic are commonly
used to provide improved output impedance and rejection of transients.
DS009063-1
Part NumberDesign
SuffixPackageLoad
Current
KTO-31.5A
HTO-390.5A
TTO-2201.5A
ELCC0.5A
STO-2631.5A
EMPSOT-2231A
MDTTO-2520.5A
SOT-223 vs D-Pak (TO-252)
Packages
Scale 1:1
DS009063-54
34
Page 37
LM9022
Vacuum Fluorescent Display Filament Driver
LM9022 Vacuum Fluorescent Display Filament Driver
August 2005
General Description
The LM9022 is a bridged power amplifier capable of delivering typically 2W of continuous average power into a 10Ω
filament load when powered by a 5V power supply.
To conserve power in portable applications, the LM9022’s
micropower shutdown mode (I
when V
Additional LM9022 features include thermal shutdown protection, unity-gain stability, and external gain set.
is applied to the SHUTDOWN pin.
DD
Typical Application T
= 0.6µA, typ) is activated
Q
= 25˚C, VDD= 5V, unless otherwise specified.
A
Key Specifications
n IDDduring shutdown0.6µA (typ)
n Thermal Shutdown Protection
Features
n No transformers required
n SO or DIP packaging
Applications
n VCR/DVD Displays
n RADIO/TUNER Displays
Connection Diagram
20021501
FIGURE 1. Typical Application Circuit
MSOP, Small Outline, and DIP Package
20021502
Top View
Order Number LM9022M or LM9022N
See NS Package Number M08A or N08E
35
Page 38
October 6, 2008
LMV831 Single/ LMV832 Dual/ LMV834 Quad
3.3 MHz Low Power CMOS, EMI Hardened Operational
Amplifiers
General Description
National’s LMV831, LMV832, and LMV834 are CMOS input,
low power op amp IC's, providing a low input bias current, a
wide temperature range of −40°C to 125°C and exceptional
performance making them robust general purpose parts. Additionally, the LMV831/LMV832/LMV834 are EMI hardened
to minimize any interference so they are ideal for EMI sensitive applications.
The unity gain stable LMV831/LMV832/LMV834 feature
3.3 MHz of bandwidth while consuming only 0.24 mA of current per channel. These parts also maintain stability for capacitive loads as large as 200 pF. The LMV831/LMV832/
LMV834 provide superior performance and economy in terms
of power and space usage.
This family of parts has a maximum input offset voltage of
1 mV, a rail-to-rail output stage and an input common-mode
voltage range that includes ground. Over an operating range
from 2.7V to 5.5V the LMV831/LMV832/LMV834 provide a
PSRR of 93 dB, and a CMRR of 91 dB. The LMV831 is offered
in the space saving 5-Pin SC70 package, the LMV832 in the
8-Pin MSOP and the LMV834 is offered in the 14-Pin TSSOP
package.
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
ESD Tolerance (Note 2)
Human Body Model2 kV
Charge-Device Model1 kV
Machine Model200V
V
IN
Differential
± Supply Voltage
Supply Voltage (VS = V+ – V−)
6V
Voltage at Input/Output PinsV++0.4V,
V− −0.4V
Storage Temperature Range−65°C to 150°C
Junction Temperature (Note 3)150°C
Soldering Information
Infrared or Convection (20 sec)260°C
Operating Ratings (Note 1)
Temperature Range (Note 3)−40°C to 125°C
Supply Voltage (VS = V+ – V−)
Unless otherwise specified, all limits are guaranteed for at TA = 25°C, V+ = 3.3V, V− = 0V, VCM = V+/2, and RL =10 kΩ to V+/2.
Boldface limits apply at the temperature extremes.
SymbolParameterConditionsMin
(Note 6)
Typ
(Note 5)
Max
(Note 6)
Units
V
OS
Input Offset Voltage
(Note 9)
±0.25±1.00
±1.23
mV
TCV
OS
Input Offset Voltage Temperature Drift
(Notes 9, 10)
LMV831,
LMV832
±0.5±1.5
μV/°C
LMV834±0.5±1.7
I
B
Input Bias Current
(Note 10)
0.110
500
pA
I
OS
Input Offset Current1
pA
CMRRCommon-Mode Rejection Ratio
(Note 9)
0.2V ≤ VCM ≤ V+ - 1.2V
76
75
91
dB
PSRRPower Supply Rejection Ratio
(Note 9)
2.7V ≤ V+ ≤ 5.5V,
V
OUT
= 1V
76
75
93
dB
EMIRREMI Rejection Ratio, IN+ and IN-
(Note 8)
V
RF_PEAK
=100 mVP (−20 dBP),
f = 400 MHz
80
dB
V
RF_PEAK
=100 mVP (−20 dBP),
f = 900 MHz
90
V
RF_PEAK
=100 mVP (−20 dBP),
f = 1800 MHz
110
V
RF_PEAK
=100 mVP (−20 dBP),
f = 2400 MHz
120
CMVRInput Common-Mode Voltage Range
CMRR ≥ 65 dB
−0.12.1
V
A
VOL
Large Signal Voltage Gain
(Note 11)
RL = 2 kΩ,
V
OUT
= 0.15V to 1.65V,
V
OUT
= 3.15V to 1.65V
LMV831,
LMV832
102
102
121
dB
LMV834102
102
121
RL = 10 kΩ,
V
OUT
= 0.1V to 1.65V,
V
OUT
= 3.2V to 1.65V
LMV831,
LMV832
104
104
126
LMV834104
103
123
LMV831 Single/ LMV832 Dual/ LMV834 Quad
37
Page 40
SymbolParameterConditionsMin
(Note 6)
Typ
(Note 5)
Max
(Note 6)
Units
V
OUT
Output Voltage Swing High
RL = 2 kΩ to V+/2
LMV831,
LMV832
2936
43
mV from
either rail
LMV8343138
44
RL = 10 kΩ to V+/2
LMV831,
LMV832
68
9
LMV83479
10
Output Voltage Swing Low
R = 2 kΩ to V+/2
2534
43
RL = 10 kΩ to V+/2
58
10
I
OUT
Output Short Circuit CurrentSourcing, V
OUT
= VCM,
VIN = 100 mV
LMV831,
LMV832
27
22
28
mA
LMV83424
19
28
Sinking, V
OUT
= VCM,
VIN = −100 mV
27
21
32
I
S
Supply CurrentLMV8310.240.27
0.30
mA
LMV8320.460.51
0.58
LMV8340.901.00
1.16
SRSlew Rate (Note 7)AV = +1, V
OUT
= 1 VPP,
10% to 90%
2
V/μs
GBWGain Bandwidth Product3.3MHz
Φ
m
Phase Margin65
deg
e
n
Input Referred Voltage Noise Density f = 1 kHz12
nV/
f = 10 kHz10
i
n
Input Referred Current Noise Density f = 1 kHz0.005
pA/
R
OUT
Closed Loop Output Impedancef = 2 MHz500
Ω
C
IN
Common-mode Input Capacitance15
pF
Differential-mode Input Capacitance20
THD+NTotal Harmonic Distortion + Noise
f = 1 kHz, AV = 1, BW ≥ 500 kHz
0.02
%
5V Electrical Characteristics (Note 4)
Unless otherwise specified, all limits are guaranteed for at TA = 25°C, V+ = 5V, V− = 0V, VCM = V+/2, and RL = 10 kΩ to V+/2.
Boldface limits apply at the temperature extremes.
SymbolParameterConditionsMin
(Note 6)
Typ
(Note 5)
Max
(Note 6)
Units
V
OS
Input Offset Voltage
(Note 9)
±0.25±1.00
±1.23
mV
TCV
OS
Input Offset Voltage Temperature Drift
(Notes 9, 10)
LMV831,
LMV832
±0.5±1.5
μV/°C
LMV834±0.5±1.7
I
B
Input Bias Current
(Note 10)
0.110
500
pA
I
OS
Input Offset Current1
pA
CMRRCommon-Mode Rejection Ratio
(Note 9)
0V ≤ V
CM
≤ V+ −1.2V
77
77
93
dB
LMV831 Single/ LMV832 Dual/ LMV834 Quad
38
Page 41
SymbolParameterConditionsMin
(Note 6)
Typ
(Note 5)
Max
(Note 6)
Units
PSRRPower Supply Rejection Ratio
(Note 9)
2.7V ≤ V+ ≤ 5.5V,
V
OUT
= 1V
76
75
93
dB
EMIRREMI Rejection Ratio, IN+ and IN-
(Note 8)
V
RF_PEAK
=100 mVP (−20 dBP),
f = 400 MHz
80
dB
V
RF_PEAK
=100 mVP (−20 dBP),
f = 900 MHz
90
V
RF_PEAK
=100 mVP (−20 dBP),
f = 1800 MHz
110
V
RF_PEAK
=100 mVP (−20 dBP),
f = 2400 MHz
120
CMVRInput Common-Mode Voltage Range
CMRR ≥ 65 dB
–0.13.8
V
A
VOL
Large Signal Voltage Gain
(Note 11)
RL = 2 kΩ,
V
OUT
= 0.15V to 2.5V,
V
OUT
= 4.85V to 2.5V
LMV831,
LMV832
107
106
127
dB
LMV834104
104
127
RL = 10 kΩ,
V
OUT
= 0.1V to 2.5V,
V
OUT
= 4.9V to 2.5V
LMV831,
LMV832
107
107
130
LMV834105
104
127
V
OUT
Output Voltage Swing High
RL = 2 kΩ to V+/2
LMV831,
LMV832
3242
49
mV from
either rail
LMV8343545
52
RL = 10 kΩ to V+/2
LMV831,
LMV832
69
10
LMV834710
11
Output Voltage Swing Low
RL = 2 kΩ to V+/2
2743
52
RL = 10 kΩ to V+/2
610
12
I
OUT
Output Short Circuit CurrentSourcing V
OUT
= V
CM
VIN = 100 mV
LMV831,
LMV832
59
49
66
mA
LMV83457
45
63
Sinking V
OUT
= V
CM
VIN = −100 mV
LMV831,
LMV832
50
41
64
LMV83453
41
63
I
S
Supply CurrentLMV8310.250.27
0.31
mA
LMV8320.470.52
0.60
LMV8340.921.02
1.18
SRSlew Rate (Note 7)AV = +1, V
OUT
= 2VPP,
10% to 90%
2
V/μs
GBWGain Bandwidth Product3.3MHz
Φ
m
Phase Margin65
deg
e
n
Input Referred Voltage Noisef = 1 kHz12
nV/
f = 10 kHz10
LMV831 Single/ LMV832 Dual/ LMV834 Quad
39
Page 42
SymbolParameterConditionsMin
(Note 6)
Typ
(Note 5)
Max
(Note 6)
Units
i
n
Input Referred Current Noisef = 1 kHz0.005
pA/
R
OUT
Closed Loop Output Impedancef = 2 MHz500
Ω
C
IN
Common-mode Input Capacitance14
pF
Differential-mode Input Capacitance20
THD+NTotal Harmonic Distortion + Noise
f = 1 kHz, AV = 1, BW ≥ 500 kHz
0.02
%
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics
Tables.
Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) FieldInduced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
Note 3: The maximum power dissipation is a function of T
J(MAX)
, θ
JA
, and TA. The maximum allowable power dissipation at any ambient temperature is
PD = (T
J(MAX)
- T
A
)/ θ
JA
. All numbers apply for packages soldered directly onto a PC board.
Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating
of the device such that TJ = TA. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where
TJ > TA.
Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will
also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality
control (SQC) method.
Note 7: Number specified is the slower of positive and negative slew rates.
Note 8: The EMI Rejection Ratio is defined as EMIRR = 20log ( V
RF_PEAK
/ΔVOS).
Note 9: The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution.
Note 10: This parameter is guaranteed by design and/or characterization and is not tested in production.
Note 11: The specified limits represent the lower of the measured values for each output range condition.
Ali’s M5673 pr
mass storage device.It built-in audio 24-bit Digital Signal Processor. With state-of-the-art technology and
cost-effective integration in mind, M5673 is developed to provide many leading features in a system-on-chip
solution, including CD RF PreAmp, CD Servo controller, EDC/ECC error detection and correction, full-speed
USB1.1 host controller, SD/MMC/MS memory card interface, high-performance caching micro-controller with
user-configurable I/Os, high-performance mixed-mode audio macros, etc.
ovides cost-e
CD Servo
■ Integrated RF Amp, Servo control, CD-DSP and CD-ROM decoder.
■ Support CD/CD-R/CD-RW physical format disc.
■ Support CDDA, CD-ROM(mode 1, mode2 form 1)logical format playback.
■ Support up to 4X speed optical pickup unit.
■ Embedded SRAM for ECC buffer, no need extra external DRAM.
USB1.1 Controller
■ on-chip USB transceiver compliant with USB Specification revision 1.1 Full-Speed(FS)
■ Support full-speed USB1.1 host mode for USB disc.
■ Built-in Configurable Four USB Endpoint FIF Os.
-Endpoint 0: 64-byte FIFO support for Control transfer.
specifications subject to change without notice Preliminary Confidential Proprietary
M5673 Data Sheet V1.0
CDWRJ
43
Page 46
Pin Description
5. Pin Description
Table 5-2. Pin Description
Pin(s) No. Signal Attribute Description
1 LDO O/A Laser Driver Output of APC
2 TP1 I/A 3 Beam Satellite P
3 TP2 I/A
4 MC I/A Input of m
5 MB I/A Input of m
6 MD I/A Input of m
7 MA I/A Input of m
8 A
9 HAVC O/A Voltage Refere
10 V12 O/A Voltage Reference (
11 AVSS33-2 G Ser
12 TELP O/A Low Pass Filter Capacitor Connecting for TEZC
13 MPXOUT1 O/A Multiplexer output 1 for Analog Signal Monitoring
14 MPXOUT2 O/A Multiplexer output 2 for Analog Signal Monitoring
15 MPXOUT3 O/A Multiplexer output 3 for Analog Signal Monitoring
16 COSP O/A
17 COSN O/A
18 AVDD33-3 P PRML ADC Power
19 VTB B/O PRML ADC
20 VTP B/O PRML ADC V
AVSS33-
21
22 AVSS33-LDO G
23 AVDD33-LDO P LDO 3.3V
24 AVDD18-LDO O/A LDO 1.8V
25 AVDD33-CKG P Clock Generator Power
26 XTAL1 I/A Exter
27 XTALO O/A External XTAL
28 AVSS33-CKG G Clock Generator
29 AVDD18-1 P Analog Power for PL
30 AVSS18-1 G Analog Ground for PL
31 BICAPL I/A Left channel Bass capacitor in
32 BOCAPL O/A Left channel Bass capacitor out
33 LINEOUTL O/A L
34 BICAPR I/A Right channel Bass capacitor in
BOCAPR
35
36 LINEOUTR O/A Right channel
37 AVSS33-AUD G VSS of ADC/DAC
38 AVDD33-AUD P VDD of ADC/DAC
39 FMINR I/A
LINEINR I
40
41 MICIN I/A AD
42 FMINL I/A L
43 LINEINL I/A Left channel ADC
44 MICBIAS I/A MIC DC bias
45 V08L O/A Left channel VCM r
46 V15L O/A Left channel voltage re
47 V08R O/A Right channel VCM reference
48 V15R O/A Right channel voltage refer
49 VREF O/A Intern
50 SFGP I/A DISC stop pos input/GPIO
51 SFGN I/A DISC stop neg input/GPIO
52 DM USB D53 DP USB D+
54 VDD-CORE P
55 GND-CORE G Digital Core Ground
56 GND-PAD G Digital PAD Ground
VDD33-
2
3
O/A
P
G
/A Right channel ADC line in
www.ali.com.tw
3 Beam Satellite
vo Analog Power
Ser
vo Analong Ground
External Capacitor Connection of
Block (Postive)
External Capacitor Connection of
Block (Negative)
L
ADC Ground
PRM
LDO Ground
nal XTAL (I), 16.9344MHz
eft Channel Audio out
Right channel Bass capacitor
Right channel ADC FM in
C MIC in
eft channel ADC FM in
al resistor string provide Vref
Digital Core power
M5673 Data Sheet V1.0
specifications subject to change without notice Preliminary Confidential Proprietary
D Positive Input
D Negative Input
P
ain Beam Signal (C)
ain Beam Signal (B)
ain Beam Signal (D)
ain Beam Signal (A)
nce (programmable)
1.2V)
offset Cancellation Loop for VGA in EQRF
offset Cancellation Loop for VGA in EQRF
Voltage Control, connect to Capacitor
oltage Control, connect to Capacitor
input
output
(O), 16.9344MHz
Ground
L
L
out
Audio out
line in
eference
ference
ence
Detection
44
Page 47
M5673
Pin(s) No. Signal Attribute Description
57 VDD-PAD P Digital PAD power
58 GPIOB6/SFDO B / D GPIOB6/Seriel flash data input
59 GPIOB7/SFDI B / D GPIOB7/Seriel flash data output
60 GPIOC0/SFCSB B / D GPIOC0/Seriel flash csj
61 GPIOC1/SFSCK B / D GPIOC1/Seriel flash clk
62 GPIOC2/URTX B / D GPIO
63 GPIOC3/URRX B / D GPIOC3/RS-232
64 GPIOD0/12CM-CLK
65 GPIOD1/12CM-DAT B / D
66 GPIOD2/12S-SCLK
67 GPIOD3/12S-REFCLK
68 GPIOD4/12S-D0 B / D GPIOD4/12S data
69 GPIOD5/12S-D1 B / D GPIOD5/12S data
70 GPIOD6/12S-WCLK B / D
71 GPIOD7/SPDIF B / D GPIOD7/SPDIF
72 GPIOE0 B / D GPIOE0
73 GPIOE1 B / D GPIOE1
74 GPIOE2 B / D GPIOE2
75 GPIOE3 B / D GPIOE3
76 GPIOE4/SDD0 B / D GPIOE4/SD Card data0
77 GPIOE5/SDD1 B / D GPIOE5/SD Card data1
78 GPIOE6/SDD2 B / D GPIOE6/SD Card data2
79 GPIOE7/SDD3 B / D GPIOE7/SD Card data3
80 GPIOF0/SDCMD B / D GPIOE0/SD Card co
GPIOF1/
81
82 GPIOF2 B / D GPIOF2
83 GPIOF3 B / D GPIOF3
84 GND-PAD G Digital PAD Ground
85 VDD-PAD P Digital PAD power
86 GPIOG2
87 GPIOG3 B / D GPIOG3
88 GPIOG4 B / D GPIOG4
89 GPIOG5/LCDDB0 B / D GPIOG5/L
90 GPIOG6/LCDDB1 B / D GPIOG6/L
91 GPIOG7/LCDDB2 B / D GPIOG7/L
92 GPIOH0/LCDDB3 B / D GPIOH0/L
93 GPIOH1/LCDDB4 B / D GPIOH1/L
94 GPIOH2/LCDDB5 B / D GPIOH2/L
95 GPIOH3/LCDDB6 B / D GPIOH3/L
96 GPIOH4/LCDDB7 B / D GPIOH4/L
97 GPIOH5/LCDRS B / D GPIOH5/LCD stat
98 GPIOH6/LCDCSJ B / D GPIOH6/LCD CSJ
99 PRSTB B / D Chip reset, low active
100 GPIOH7/LCDRDJ
101 GPIO10/LCDWRJ B / D GPI
102 GPIOI1/PWMO/LCD-ALE B / D
103 GPIOI2/IRC B / D GPIO
104 GPIOI3/PWM1 B / D GPI
105
GPIOI4/PWM2 B / D GPI
106 GPIOI5 B / D GPIO
107 GPIOI6 B / D GPIO
108 GPIOI7/12CS-CL
109 GPIOJ0/12CS-DAT
110 GPIOJ1 B / D GPIOJ1
111 GPIOJ2 B / D GPIOJ2
112 GND-PAD G Digital PAD Ground
113 VDD-PAD P Digital PAD powe
114 GND-CORE G Digital Core ground
115 VDD-CORE P Digital Core power
116 AVDD-D33 P 3.3V fo
SD-CLK B / D GPIOE1/SD Card clk
B / D
B / D
K B / D GPIOI7/12C clk when M5673 is slave
B / D GPIOD0/12C clk output (M5673 is master)
B / D GPIOD2/12S bit clk output
B / D
GPIOI1/PWMO output /LCD ALE signal when address /data share bus
B / D GPIOJ0/12C data when M5673 slave
C2/RS-232 TX
GPIOD1/12C data (M5673 is master)
GPIOD3/12S sy
GPIOD6/12S word clk(LRCK) output
GPIOG2
GPIOH7/LCD
OI0/LCD write control signal
I2/remote controller received
OI3/PWM1 output
OI4/PWM2 output
I5
I6
r digital circuit in a analog.
RX
(reference) clk output
stem
output
input
output
mmand
CD data0
CD data1
CD data2
CD data3
CD data4
CD data5
CD data6
CD data7
us/command
read control signal
r
www.ali.com.tw
M5673 Data Sheet V1.0
specifications subject to change without notice Preliminary Confidential Proprietary
45
Page 48
Pin(s) No. Signal Attribute Description
117 BTN-ADIN1
118 BTN-ADIN2
119 BTN-ADIN3
120 VREF16 O/A SERVO DAC
121 FMO O/A Focus servo output, 3 level PWM output
122 AVD33-1 P Servo Analog Power
123 DMO O/A Disk motor contro
124 AVSS33-1 G Servo Analog Gr
125 GPWM O/A General purpose 3 level PWM output
126 FOO O/A Focus servo output. 3 level PWM output
127
TRO
128 MDI I/A La
The definitions of the signal attributes:
D: Digital
I: Input
O: Output
B: Bi-direction
P: Power
ound
G: Gr
A: Analog Pad
www.ali.com.tw
I/A Bottom check input, connect to servo ADC
I/A Bottom check input, connect to servo ADC
I/A Bottom check input, connect to servo ADC
common mode voltage
l output. 3 level PWM output
ound
O/A
Tracking ser
ser Power Monitor Input For APC
vo output. 3 level PWM output
M5673 Data Sheet V1.0
Pin Description
specifications subject to change without notice Preliminary Confidential Proprietary
46
Page 49
DC Characteristics
6.DC Characteristics
Absolute Maximum Rating
Power Supply(Vcc)…….-0.3V to 3.6V
Input Voltage………-0.3V to VCC+0.3V
Output Voltage ……….-0.3V to VCC+0.3V
Storage T emperature ………..-55℃ to 150℃
Comments
Stresses above those listed under “Absolute Maxi
stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the
operational sections of this specification is not implied, and exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
Table 6-1. DC Electri
cal Characteristics(Operation Condition Vcc=3.0V~3. 6V, Tj=0℃~70℃)
PARAMETER CONDITION MIN TYP
Input low voltage CMOS - - 0.3*Vcc V
Input High Voltage CMOS 0.7*Vcc Schmitt trigger negative going threshold voltage CMOS - 1.20 Schmitt trigger positive going threshold voltage CMOS - 2.10 - V
Output low voltage I
Output high voltage IOH=4mA 2.4 - - V
Input Pull-up resistance VIL=0V or
Input Leakage current No pull-up -1 - 1 uA
-1 - 1 mA
Input capacity
Audio Codec Characteristics
VddA (Codec) 3.0 3.3 3.6
Full Scale Input Voltage Gain=0 and Boost=0
Signal-to-noise Ratio of all Line Inputs Note 1 86
Signal-to-noise Ratio of Microphone Note 1 45 dB
Total Harmonic Distortion of all Line Inputs/Microphone Note 2
Total Harmonic Distortion of Microphone 0.55
Line inputs/Microphone PGA gain -20 14.8 dB
Microphone Boost Gain 0 20 dB
Headph
Headphone PGA gain -57 6 dB
Total Harmonic Distortion of DAC to Headphone Note 4
Dynamic Range of DAC Note 5 85
In band ripple (0~20kHz) -1 dB
Inter-channel isolation 90
Note 1: -60dB @ 1kHz inpu
-
one
cale output Voltage VddHP=1
Full S
t is applied to LINEIN/FMIV. The SNR result is obtained at the ou tput of ADC
mum Ratings” may cause permanent damage to this device. These are
MAX UNIT
- V
V
OL=
4mA - - 0.4 V
VIH=VCC
0.03 %
.8V 0.74 Vrms
0.018 dB
- 75 - KΩ
10
1 Vp-p
-
V
pF
dB
dB
with A-weighting filter (20Hz~20kHz).
Note 2: 0dB @
1kHz inpu
applied
t is
NEIN/FMIV. The SNR result is obtained at the output of ADC with
to LI
A-weighting filter (20Hz~20kHz).
Note 4: 0dB @
1kHz sigma-delta b
it-stream is applied to DAC. The THD result is obtained at the output of
Line out with A-weighting filter (20Hz~20kHz).
Note 5:
-60dB @ 1kHz sigma-delta b
it-stream is applied to DAC. The SNR result is obtained at the output of
Line out with A-weighting filter (20Hz~20kHz).
www.ali.com.tw
specifications subject to change without notice Preliminary Confidential Proprietary
M5673 Data Sheet V1.0
47
Page 50
Package Information
7. Package Information
www.ali.com.tw
specifications subject to change without notice Preliminary Confidential Proprietary
M5673 Data Sheet V1.0
48
Page 51
MosArt Touch Sensor Selection Guide
The MA83P0x has 9 models and it has SPI, UART, I2C … etc.
The MA85P0x has 3 models and it has SPI, UART, I2C … etc.
MA81/83/85P0x MCU series: It is a general purpose MCU with powerful functions (Ex. touch sensor, serial interface ….etc.).
MosArt’s Touch Senor Solution is divided into 2 series:
1. Introduction
The MA81P0x has 6 models and it has SPI, ADC, LCD driver …etc.
The difference between MA81P0x, MA83P0x and MA85P0x refer to 1.1 The Features of MA81/83/85P0x Series.
The MA81xxx series can be used as a slave and can be controlled by a master through a communication interface.
MA81xxx series: This series had been built in the touch sensor and application firmware (a communication interface with a simple protocol).
The touch sensor can be used as human-machine-interface like key pads, scrolling bar …etc
S5 1 I Touch sensor pad 5
S4 2 I Touch sensor pad 4
S3 3 I Touch sensor pad 3
S2 4 I Touch sensor pad 2
S1 5 I Touch sensor pad 1
S0 6 I Touch sensor pad 0
P17/K10 7 I/O I/O port (with pull-up resistor and wake-up/system-reset function), and input port (K10)
VDD 8 P Power ( + ) supply pin
OSC3 9 I External resistor connecting pin for RC-ring oscillator type
VSS 10 P Power ( - ) supply pin
P13 11 I/O
XRESET 12 I Initial reset input pin, low active (with pull-up resistor)
S9 25 I Touch sensor pad 9
S8 26 I Touch sensor pad 8
S7 27 I Touch sensor pad 7
S6 28 I Touch sensor pad 6
I/O port (with pull-up resistor)
When PWM is used, P13 can be used as PWM output pin (PWM)
I/O port (with pull-up resistor and wake-up/system-reset function) and input port (K00)
When UART is used, P20 can be used as UART Rx pin
I/O port (with pull-up resistor)
When SPI is used, P34 can be used as SPI data serial input “SDI”
When UART is used, P34 can be used as UART Tx pin
I/O port (with pull-up resistor) and input port (K21)
When SPI is used, P31 can be used as SPI data serial output “SDO”.
When I2C is used, P31 can be used as I2C data “SDA”.
I/O port (with pull-up resistor) and input port (K20)
When SPI is used, P30 can be used as serial clock “SCK”.
When I2C is used, P30 can be used as I2C clock “SCL”
Power (+) supply pin for OTP ROM: in programming mode: operates at 6.5V;
In normal mode: be connected to VDD
52
Page 55
3.1.8.2 MA83P06 Application Circuit
53
Page 56
TM
MP1423
3A, 23V, 385KHz
Step-Down Converter
The Future of Analog IC Technology
TM
PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE – INTERNAL USE ONLY
DESCRIPTION
The MP1423 is a step-down regulator with a
built in internal Power MOSFET. It achieves 3A
continuous output current over a wide input
supply range with excellent load and line
regulation.
Current mode operation provides fast transient
response and eases loop stabilization.
Fault condition protection includes cycle-by-cycle
current limiting and thermal shutdown.
Adjustable soft-start reduces the stress on the
input source at turn-on. In shutdown mode the
regulator draws 20µA of supply current.
The MP1423 requires a minimum number of
readily available external components to
complete a 3A step-down DC to DC converter
solution.
EVALUATION BOARD REFERENCE
Board Number Dimensions
TBD TBD
FEATURES
• 3A Output Current
• Programmable Soft-Start
• 100m Internal Power MOSFET Switch
• Stable with Low ESR Output Ceramic Capacitors
• Up to 95% Efficiency
• 20µA Shutdown Mode
• Fixed 385KHz frequency
• Thermal Shutdown
• Cycle-by-Cycle Over Current Protection
• Wide 6V to 23V Operating Input Range
• Output is Adjustable From 1.22V to 21V
• Under Voltage Lockout
APPLICATIONS
• Distributed Power Systems
• Battery Chargers
• Pre-Regulator for Linear Regulators
“MPS” and “The Future of A nalog IC Techno logy ” are Tradem arks o f Mon olithi c
Power Systems, Inc.
TYPICAL APPLICATION
INPUT
6V to 23V
OPEN =
AUTOMATIC
STARTUP
2
7
EN
MP1423
SS
8
GNDCOMP
10nF
OPEN
BSIN
1
SW
FB
64
B330A
5.6nF
3
5
10nF
OUTPUT
2.5V
3A
MP1423_TAC01
Efficiency Curve
100
90
V
80
70
EFFICIENCY (%)
60
50
OUT
00.5 1.0 1.5 2.0 2.5 3.0 3.5
LOAD CURRENT (A)
V
=2.5V
V
OUT
OUT
=5.0V
=3.3V
V
IN
= 10V
MP1423_EC01
MP1423 Rev. 0.1 1
54
Page 57
TM
MP1423 – 3A, 23V, 385KHz STEP-DOWN CONVERTER
PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE – INTERNAL USE ONLY
PACKAGE REFERENCE
TOP VIEW
ABSOLUTE MAXIMUM RATINGS
Supply Voltage VIN.......................–0.3V to +28V
Switch Voltage V
Bootstrap Voltage V
................. –1V to VIN + 0.3V
SW
....VSW – 0.3V to VSW + 6V
BS
(1)
All Other Pins...................................–0.3V to 6V
2) The device is not guaranteed to function outside of its
operating conditions.
3) Measured on approximately 1” square of 1 oz copper.
ELECTRICAL CHARACTERISTICS
VIN = 12V, TA = +25°C, unless otherwise noted.
Parameters Symbol Condition Min Typ Max Units
Shutdown Supply Current VEN = 0V 20 30 µA
Supply current VEN = 2.8V, VFB =1.4V 1.0 1.2 mA
Feedback Voltage VFB
Error Amplifier Voltage Gain A
VEA
Error Amplifier Transconductance GEA
High Side Switch On Resistance R
Low Side Switch On Resistance R
DS(ON)1
DS(ON)2
6V ≤ V
400 V/V
∆I
0.1 10
COMP
≤ 23V
IN
= ±10µA
High Side Switch Leakage Current VEN = 0V, VSW = 0V 0 10 µA
Current Limit 4.0 4.9 6.0 A
Current Sense to COMP
Transconductance
3.8 A/V
G
CS
Oscillation Frequency fS 335 385 435 KHz
Short Circuit Oscillation Frequency D
VFB = 0V 25 40 55 KHz
MAX
Maximum Duty Cycle VFB = 1.0V 90 %
Minimum Duty Cycle VFB = 1.5V 0 %
EN Threshold Voltage 0.9 1.2 1.5 V
Enable Pull Up Current VEN = 0V 1.1 1.8 2.5 µA
Under Voltage Lockout Threshold VIN Rising 2.37 2.54 2.71 V
Under Voltage Lockout Threshold
Hysteresis
210 mV
Soft Start Period CSS = 0.1µF 10 ms
Thermal Shutdown 160
1.194 1.222 1.250 V
500 800 1120 µA/V
°C
MP1423 Rev. 0.1 2
1
55
Page 58
TM
MP1423 – 3A, 23V, 385KHz STEP-DOWN CONVERTER
PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE – INTERNAL USE ONLY
TYPICAL PERFORMANCE CHARACTERISTICS
Efficiency Curve
VIN = 7V
100
90
VIN=2.5V
VIN=3.3V
00.5 1.0 1.5 2.0 2.5 3.0 3.5
LOAD CURRENT (A)
EFFICIENCY (%)
5V/div.
80
70
60
50
V
EN
VIN=5.0V
MP1423-TPC01
Soft-Start
CSS Open, V
1.5A Resistive Load
V
EN
5V/div.
V
OUT
2V/div.
I
L
1A/div.
V
EN
5V/div.
= 10V, V
IN
OUT
= 3.3V,
MP1423-TPC02
V
OUT
2V/div.
1A/div.
I
L
MP1423-TPC03
V
OUT
2V/div.
1A/div.
I
L
1ms/div.
MP1423-TPC04
PIN FUNCTIONS
Pin # Name Description
High-Side Gate Drive Bootstrap Input. BS supplies the drive for the high-side N-Channel
1 BS
2 IN
3 SW
4 GND Ground. (Note: For the SOIC8N package, connect the exposed pad on backside to Pin 4).
5 FB
MOSFET switch. Connect a 4.7nF or greater capacitor from SW to BS to power the high side
switch.
Power Input. IN supplies the power to the IC, as well as the step-down converter switches.
Drive IN with a 6V to 23V power source. Bypass IN to GND with a suitably large capacitor to
eliminate noise on the input to the IC. See Input Capacitor
Power Switching Output. SW is the switching node that supplies power to the output. Connect
the output LC filter from SW to the output load. Note that a capacitor is required from SW to BS
to power the high-side switch.
Feedback Input. FB senses the output voltage to regulate said voltage. Drive FB with a
resistive voltage divider from the output voltage. The feedback threshold is 1.222V. See
Setting the Output Voltage
MP1423 Rev. 0.1 3
1
56
Page 59
TM
MP1423 – 3A, 23V, 385KHz STEP-DOWN CONVERTER
PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE – INTERNAL USE ONLY
PIN FUNCTIONS (continued)
Pin # Name Description
Compensation Node. COMP is used to compensate the regulation control loop. Connect a
6 COMP
series RC network from COMP to GND to compensate the regulation control loop. In some
cases, an additional capacitor from COMP to GND is required. See Compensation
7 EN
Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the
regulator, low to turn it off. For automatic startup, leave EN unconnected.
Soft Start Control Input. SS controls the soft start period. Connect a capacitor from SS to GND
8 SS
to set the soft-start period. A 0.1µF capacitor sets the soft-start period to 10ms. To disable the
soft-start feature, leave SS unconnected.
OPERATION
The MP1423 is a current-mode step-down
regulator. It regulates input voltages from 6V to
23V down to an output voltage as low as
1.222V, and is able to supply up to 3A of load
current.
The MP1423 uses current-mode control to
regulate the output voltage. The output voltage
is measured at FB through a resistive voltage
divider and amplified through the internal error
amplifier. The output current of the
transconductance error amplifier is presented at
COMP where a network compensates the
regulation control system.
The voltage at COMP is compared to the switch
current measured internally to control the output
voltage.
The converter uses an internal N-Channel
MOSFET switch to step-down the input voltage
to the regulated output voltage. Since the
MOSFET requires a gate voltage greater than
the input voltage, a boost capacitor connected
between SW and BS drives the gate. The
capacitor is internally charged while SW is low.
An internal 10 switch from SW to GND is used
to insure that SW is pulled to GND when SW is
low to fully charge the BS.capacitor.
IN
EN
2
0.7V
7
2.37V/
2.71V
FREQUENCY
FOLDBACK
COMPARATOR
+
SHUTDOWN
-COMPARATOR
COMPARATOR
--
+
INTERNAL
REGULATORS
OSCILLATOR
LOCKOUT
+
--
5
CURRENT
SENSE
40/385KHz
1.222V0.7V
FB
--
+
AMPLIFIER
SLOPE
COMP
CLK
ERROR
AMPLIFIER
+
--
6
COMP
CURRENT
COMPARATOR
+
--
SRQ
Q
8
SS
Figure 1—Functional Block Diagram
1.8V
5V
1
BS
3
SW
4
GND
MP1423_BD01
MP1423 Rev. 0.1 4
1
57
Page 60
58
Page 61
DUAL OPERATIONAL A MPLIFI ER
■ GENERAL DESCRIPTION ■ P A CKAGE OUTLI NE
NJM4580 is the dual operational amplifier, specially designed
for improving the tone control, which is most suitable for the
audio application.
Featuring noiseless, higher gain bandwidth, high output
current and low distortion ratio, and it is m ost suitable not only
for acoustic electronic parts of audio pre -amp and active filter,
but also for the industrial measurement tools. It is also suitable
for the head phone amp at higher output current, and further
more, it can be applied for the handy type set operational
amplifier of general purpose in application of low voltage single
supply type which is properly biased of the low voltage source.
The SM59128 series product is an 8-bit single chip
microcontroller embedded with 128KB on-chip flash with
In-System Programming (ISP) capabili ty a n d
1024 bytes RAM. It is a derivative of the 8052
microcontroller family. In addition, SM59128 has IIC
interface which is compatible with standard VESA DDC/CI
and built in 4-channel SPWM. User can access on-chip
expanded RAM by its ‘bank mapping di rect addressing
mode’ scheme. With its har dware features and powerful
instruction sets, it’s straight forward to make it a versatile
and cost effective controller for those applications which
demand up to 32 I/O pins for PDIP package or up to 36 I/O
pins for PLCC or QFP package, or applications which need
up to 64K bytes flash memory for program and/or for data.
To program the on-chip flash memory, commercial writers
are available by parallel programming method. On the
other hand, the on-chip flash memory can be programmed
through either parallel or serial interface with its ISP
feature.
Ordering Information
yymmv
SM59128ihhkL
yy: year, ww: month
v: version identifier{ , A, B,…}
i: process identifier {L=3.0V~3.6V,C=4.5V~ 5.5V}
hh: working clock in MHz {25, 40}
k: package type postfix {as below table}
L: PB Free identifier
{No text is Non-PB Free,"P"is PB Free}
Postfix Package
P 40L PDIP Page 2 Page 30
J 44L PLCC Page 2 Page 31
Q 44L QFP Page 2 Page 32
Specifications subject to change without notice contact your sales representatives for the most recent information.
Pin / Pad
Configuration
Dimension
Features
z Working Voltage: 4.5V to 5.5 V
z General 8052 family compatible
z 12 clocks per machine cycle
z 128K bytes on-chip flash with In-System
Programming (ISP) capability
zIIC (Two wire serial bus) interface compliant with
VESA DDC 2B/2Bi/ 2B+ standard
z On-chip 1024 bytes RAM
z Three 16-bit Timers/Counters
z One W atch Dog Timer
z Four 8-bit I/O ports for PDIP package
z Four 8-bit I/O ports + one 4-bit I/O ports for
PLCC or QFP pa ckage
z Full duplex serial channel
z Bit operation instruction
z Temperature range of Indus tri al le ve l
z 8-bit Unsigned Division
z 8-bit Unsigned Multiply
z BCD arithmetic
z Direct Addressing
z Indirect Addressing
z Nested Interrupt
z Two priority level interrupt
z A serial I/O port
z Power-Saving m ode: Idle mode and Power -down
mode
z Code protection fun ction
z Low EMI (inhibit ALE)
z Reset with address $0000 blank initiate ISP
service program
zConfigurable ISP service program space with
N*512 bytes (N=0 to 8) size
z4-channel SPWM function
Taiwan
6F, No.10-2
Science-based Industrial Park,
Hsinchu, Taiwan 30078
TEL: 886-3-567-1820
886-3-567-1880
FAX: 886-3-567-1891
886-3-567-1894
Ver C SM59128 03/2009
Li- Hsin 1st Road ,
60
Page 63
SyncMOS Technologies International, Inc. SM59128
8-Bits Micro-controller
Embedded 128KB flash & 1KB RAM & IIC & SPWM
Pin Configuration
SPWM2/P1.4#WE/P3.6
SPWM1/P1.3#RD/P3.7
SPWM0/P1.2XTAL2
T2EX/P1.1XTAL1
T2/P1.0VSS
SPWM3/P1.5AD4/P0.4
SCL/P1.6AD5/P0.5
SDA/P1.7AD6/P0.6
RXD/P3.0#EA
TXD/P3.1ALE
#INT0/P3.2#PSEN
#INT1/P3.3A16/P2.7
T0/P3.4A14/P2.6
T1/P3.5A13/P2.5
7
RESAD7/P0.7
SM59128
ihhJP
P4.3P4.1
yymmA
44 L PLCC
(Top View)
17
AD0/P0.0A9/P2.1
AD1/P0.1A10/P2.2
AD2/P0.2A11/P2.3
VDDA 8/P2.0
P4.2P4.0
16
AD3/P0.3A12/P2.4
40
2818
39
29
33
AD3/P0.3A12/P2.4
AD2/P0.2A11/P2.3
AD1/P0.1A10/P2.2
AD0/P0.0A9/P2.1
T2/P1.0VSS
T2EX/P1.1XTAL1
SPWM0/P1.2XTAL2
SPWM1/P1.3#RD/P3.7
SPWM2/P1.4#WE/P3.6
34
SM59128
VDDA8/P2.0
P4.2P4.0
ihhQP
yymmA
44 L QFP
(Top View)
44
1
P4.3P4.1
RESAD7/P0.7
SCL/P1.6AD5/P0.5
SDA/P1.7AD6/P0.6
SPWM3/P1.5AD4/P0.4
RXD/P3.0#EA
TXD/P3.1ALE
#INT0/P3.2#PSEN
23
2212
11
T0/P3.4A14/P2.6
T1/P3.5A13/P2.5
#INT1/P3.3A16/P2.7
T2/P1.0
T2EX/P1.1
SPWM0/P1.2
SPWM1/P1.3
SPWM2/P1.4
SPWM3/P1.5
SCL/P1.6
SDA?P1.7
RXD/P3.0
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
T1/P3.5
#WE/P3.6
#RD/P3.7
XTAL2
XTAL1
140
AD0/P0.0
VDD
(Top View)
40 L PDIP
P4.2
RES
2021
VSS
yymmA
ihhPP
44
#EA
SM59128
VDD
P4.1
AD0/P0.0
AD1/P0.1
AD2/P0.2
AD3/P0.3
AD4/P0.4
AD5/P0.5
AD6/P0.6
AD7/P0.7
#EA
ALE
#PSEN
A16/P2.7
A14/P2.6
A13/P2.5
A12/P2.4
A11/P2.3
A10/P2.2
A9/P2.1
A8/P2.0
Specifications subject to change without notice contact your sales representatives for the most recent information.
Ver C SM59128 03/2009
61
Page 64
SyncMOS Technologies International, Inc. SM59128
8-Bits Micro-controller
Embedded 128KB flash & 1KB RAM & IIC & SPWM
Block Diagram
Timer 2
WDT
Reset
Circuit
Power
Circuit
Timer 0Timer 1
To pertinent blocks
To whole chip
Stack
Pointer
Buffer2Buffer1
Decoder &
Register
1024 Bytes
Ram
Buffer
ACC
DPTR
PC
Incrementer
Xtal2
Xtal1
#EA
ALE
#PSEN
Interrupt
Instruction
SPWM &
IIC
Circuit
Timing
Generator
Register
To pertinent blocks
To whole system
Port 0
Latch
Port 0
Driver &
Mux
Port 1
Latch
Port 1
Driver &
Mux
ALU
PSW
Port 2
Latch
Port 2
Driver &
Mux
Port 3
Latch
Port 3
Driver &
Mux
Port 4
Latch
Port 4
Driver &
Mux
Timer 2
Timer 2
ISP
64 K
Bytes
Program
Flash
Bank 1
ISP
64 K
Bytes
Program
Flash
Bank 0
1FFFFH
10000H
FFFFH
0000H
88888
Specifications subject to change without notice contact your sales representatives for the most recent information.
3
62
Ver C SM59128 03/2009
Page 65
SyncMOS Technologies International, Inc. SM59128
8-Bits Micro-controller
Embedded 128KB flash & 1KB RAM & IIC & SPWM
Pin Description
40L
PDIP
Pin#
1 40 2 P1.0/T2 i/o bit 0 of port 1 & timer 2 clock out
2 41 3 P1.1/T2EX i/o bit 1 of port 1 & timer 2 control
3 42 4 P1.2 i/o bit 2 of port 1
4 43 5 P1.3/SPWM0 i/o bit 3 of port 1 & SPWM channel 0
5 44 6 P1.4/SPWM1 i/o bit 4 of port 1 & SPWM channel 1
6 1 7 P1.5/SPWM2 i/o bit 5 of port 1 & SPWM channel 2
7 2 8 P1.6/SCL i/o bit 6 of port 1 & IIC Bus Clock
8 3 9 P1.7/SDA i/o bit 7 of port 1 & IIC Bus Data
9 4 10 RES H i Reset
10 5 11 P3.0/RXD i/o bit 0 of port 3 & Receiver data
11 7 13 P3.1/TXD i/o bit 1 of port 3 & Transmit data
12 8 14 P3.2/#INT0 L/- i/o bit 2 of port 3 & low true interrupt 0
13 9 15 P3.3/#INT1 L/- i/o bit 3 of port 3 & low true interrupt 1
14 10 16 P3.4/T0 i/o bit 4 of port 3 & Timer 0
15 11 17 P3.5/T1 i/o bit 5 of port 3 & Timer 1
16 12 18 P3.6/#WR i/o bit 6 of port 3 & ext. memory write
17 13 19 P3.7/#RD i/o bit 7 of port 3 & ext. memory Read
18 14 20 XTAL2 o Crystal out
19 15 21 XTAL1 i Crystal in
20 16 22 VSS Sink Voltage, Ground
21 18 24 P2.0/A8 i/o bit 0 of port 2 & bit 8 of ext. memory address
22 19 25 P2.1/A9 i/o bit 1 of port 2 & bit 9 of ext. memory address
23 20 26 P2.2/A10 i/o bit 2 of port 2 & bit 10 of ext. memory address
24 21 27 P2.3/A11 i/o bit 3 of port 2 & bit 11 of ext. memory address
25 22 28 P2.4/A12 i/o bit 4 of port 2 & bit 12 of ext. memory address
26 23 29 P2.5/A13 i/o bit 5 of port 2 & bit 13 of ext. memory address
27 24 30 P2.6/A14 i/o bit 6 of port 2 & bit 14 of ext. memory address
28 25 31 P2.7/A15 i/o bit 7 of port 2 & bit 15 of ext. memory address
29 26 32 #PSEN o program storage enable
30 27 33 ALE o address latch enable
31 29 35 #EA L I external access
32 30 36 P0.7/AD7 i/o bit 7 of port 0 & data/address bit 7 of ext. memory
33 31 37 P0.6/AD6 i/o bit 6 of port 0 & data/address bit 6 of ext. memory
34 32 38 P0.5/AD5 i/o bit 5 of port 0 & data/address bit 5 of ext. memory
35 33 39 P0.4/AD4 i/o bit 4 of port 0 & data/address bit 4 of ext. memory
36 34 40 P0.3/AD3 i/o bit 3 of port 0 & data/address bit 3 of ext. memory
37 35 41 P0.2/AD2 i/o bit 2 of port 0 & data/address bit 2 of ext. memory
38 36 42 P0.1/AD1 i/o bit 1 of port 0 & data/address bit 1 of ext. memory
39 37 43 P0.0/AD0 i/o bit 0 of port 0 & data/address bit 0 of ext. memory
40 38 44 VDD Drive Voltage, +5 Vcc
17 23 P4.0 i/o bit 0 of Port 4
28 34 P4.1 i/o bit 1 of Port 4
39 1 P4.2 i/o bit 2 of Port 4
6 12 P4.3 i/o bit 3 of port 4
44L
QFP
Pin#
44L
PLCC
Pin#
Symbol Active I/O Names
Specifications subject to change without notice contact your sales representatives for the most recent information.
– Chip-Erase Time: 70 ms (typical)
– Sector- or Block-Erase Time: 18 ms (typical)
– Byte-Program Time: 14 µs (typical)
•A uto Ad dress Increme nt (AAI) Pr ogramming
– Decrease total chip programming ti me over
Byte-Program operations
•End-of-Write Detection
– Software Status
•Hold Pin (HOLD#)
– Suspends a serial sequence to the memory
without deselecting the device
•Write Protection (WP#)
– Enables/Disables the Lock-Down function of the
status register
•Software Write Protection
– Write protection through Block-Protection bits in
status register
•Temperature Range
– Commercial: 0°C to +70°C
– Industrial: -40°C to +85°C
– Extended: -20°C to +85°C
• Packages Av ailab le
– 8-lead SOIC 150 mil body width
– 8-contact WSON (5mm x 6mm)
•All non-Pb (lead-free) devices are RoHS compliant
PRODUCT DESCRIPTION
The SST serial flash family features a four-wire, SPIcompatible interface that allows for a low pin-count package occupying less board space and ultimately lowering
total system costs. SST25VF020 SPI serial flash memories are manufactured with SST’s proprietary, high performance CMOS SuperFlash Technology. The split-gate
cell design and thick-oxide tunneling injector attain better
reliability and manufacturability compared with alternate
approaches.
The SST25VF020 device significantly improves performance, while lowering power consumption. The total
energy consumed is a function of the applied voltage, cur-
rent, and time of application. Since for any given voltage
range, the SuperFlash technology uses less current to
program and has a shorter erase time, the total energy
consumed during any Erase or Program operation is less
than alternative flash memory technologies. The
SST25VF020 device operates with a single 2.7-3.6V
power supply.
The SST25VF020 device is off ered in an 8-lead SOIC 150
mil body width (SA) package, and in an 8-contact WSON
package. See Figure 2 f or the pin assignment s.
SCKSerial ClockTo provide the timing of the serial interface.
Commands, addresses, or input data are latched on the rising edge of the clock input, while output
data is shifted out on the falling edge of the clock input.
SISerial Data
Input
SOSerial Data
Output
CE#Chip EnableThe device is enabled by a high to low transition on CE#. CE# must remain low for the duration of
WP#Write ProtectThe Write Protect (WP#) pin is used to enable/disable BPL bit in the status register.
HOLD#HoldTo temporarily stop serial communication with SPI flash memory without resetting the device.
V
DD
V
SS
Power SupplyTo provide power supply (2.7-3.6V).
Ground
To transfer commands, addresses, or data serially into the device.
Inputs are latched on the rising edge of the serial clock.
To transfer data serially out of the device.
Data is shifted out on the falling edge of the serial clock.
TOSHIBA Transistor Silicon PNP Epitaxial Type (PCT process)
2SA1162
Audio Frequency General Purpose Amplifier Applications
• High voltage and high current: V
• Excellent h
linearity: hFE (IC = −0.1 mA)/hFE (IC = −2 mA)
FE
= 0.95 (typ.)
• High h
FE: hFE
= 70~400
• Low noise: NF = 1dB (typ.), 10dB (max)
• Complementary to 2SC2712
• Small package
Absolute Maximum Ratings
Characteristics Symbol Rating Unit
Collector-base voltage V
Collector-emitter voltage V
Emitter-base voltage V
Collector current IC −150 mA
Base current IB −30 mA
Collector power dissipation PC 150 mW
Junction temperature T
Storage temperature range T
Note: Using continuously under heavy loads (e.g. the application of high
temperature/current/voltage and the significant change in
temperature, etc.) may cause this product to decrease in the
reliability significantly even if the operating conditions (i.e.
operating temperature/current/voltage, etc.) are within the
absolute maximum ratings.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual r eliability data (i.e. reliability test
report and estimated failure rate, etc).
Electrical Characteristics
= −50 V, IC = −150 mA (max)
CEO
(Ta = 25°C)
CBO
CEO
EBO
j
stg
(Ta = 25°C)
−50 V
−50 V
−5 V
125 °C
−55~125 °C
JEDEC TO-236MOD
JEITA SC-59
TOSHIBA 2-3F1A
Weight: 0.012 g (typ.)
2SA1162
Unit: mm
Characteristics Symbol Test Condition Min Typ. MaxUnit
Collector cut-off current I
Emitter cut-off current I
DC current gain
Collector-emitter saturation voltage V
Transition frequency fT VCE =−10 V, IC =−1 mA 80 ⎯⎯ MHz
Collector output capacitance Cob VCB =−10 V, IE = 0, f = 1 MHz ⎯ 4 7 pF
Noise figure NF
Note: hFE classification O (O): 70~140, Y (Y): 120~240, GR (G): 200~400, ( ) marking symbol
VCB =−50 V, IE = 0 ⎯ ⎯−0.1μA
CBO
VEB =−5 V, IC = 0 ⎯⎯−0.1μA
EBO
h
FE
CE (sat)
V
=−6 V, IC =−2 mA 70 ⎯ 400
(Note)
CE
IC =−100 mA, IB =−10 mA ⎯−0.1 −0.3V
=−6 V, IC =−0.1 mA, f = 1 kHz,
V
CE
Rg = 10 kΩ,
⎯ 1.0 10 dB
Marking
68
Page 71
Ordering number:EN3217
PNP/NPN Epitaxial Planar Silicon Transistors
2SA1331/2SC3361
High-Speed Switching Applications
Features
· Fast switching speed.
· High breakdown voltage.
· Small-sized package permitting the 2SA1331/
Package Dimensions
unit:mm
2018A
2SC3361-applied sets to be made small and slim.
Switching Time T est Circuit
( ) : 2SA1331
(For PNP, the polarity is reversed)
Unit (resistance : Ω, capacitance : F)
Specifications
Absolute Maximum Ratings at Ta = 25˚C
retemaraPlobmySsnoitidnoCsgnitaRtinU
egatloVesaB-ot-rotcelloCV
egatloVrettimE-ot-rotcelloCV
egatloVesaB-ot-rettimEV
tnerruCrotcelloCI
)esluP(tnerruCrotcelloCI
tnerruCesaBI
noitapissiDrotcelloCP
erutarepmeTnoitcnuJjT521
erutarepmeTegarotSgtsT521+ot55–
Electrical Characteristics at Ta = 25˚C
retemaraPlobmySsnoitidnoC
tnerruCffotuCrotcelloCI
tnerruCffotuCrettimEI
niaGtnerruCCD
tcudorPhtdiwdnaB-niaGf
ecnaticapaCtuptuOesaBnommoCC
egatloVnoitarutaSrettimE-ot-rotcelloCV
egatloVnoitarutaSrettimE-ot-esaBV
egatloVnwodkaerBesaB-ot-rotcelloCV
egatloVnwodkaerBrettimE-ot-rotcelloCV
egatloVnwodkaerBesaB-ot-rettimEV
emiTyaleDt
emiTesiRt
emiTegarotSt
emiTllaFt
* : The 2SA1331/2SC3361 are classified by 1mA hFE as follows :
Marking 2SA1331 : O, 2SC3361 : S
hFE rank : 4, 5, 6
[2SA1331/2SC3361]
nimpytxam
C : Collector
B : Base
E : Emitter
SANYO : CP
sgnitaR
7.2
08
032
061
06)–(V
05)–(V
5)–(V
051)–(Am
004)–(Am
04)–(Am
051Wm
˚C
˚C
tinU
Fp
sn
sn
sn
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquaters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
69
Page 72
70
Page 73
71
Page 74
72
Page 75
Advanced AMS1117
Monolithic800mA LOW DROPOUT VOLTAGE REGULATOR
Systems
FEATURESAPPLICATIONS
•• Three Terminal Adjustable or Fixed Voltages*•• High Efficiency Linear Regulators
1.5V, 1.8V, 2.5V, 2.85V, 3.3V and 5.0V
•• Output Current of 800mA•• 5V to 3.3V Linear Regulator
•• Operates Down to 1V Dropout•• Battery Chargers
•• Line Regulation: 0.2% Max.•• Active SCSI Terminators
•• Load Regulation: 0.4% Max.•• Power Management for Notebook
•• SOT-223 and TO-252 package available•• Battery Powered Instrumentation
GENERAL DESCRIPTION
The AMS1117 series of adjustable and fixed voltage regulators are designed to provide 800mA output current and to operate
down to 1V input-to-output differential. The dropout voltage of the device is guaranteed maximum 1.3V at maximum output
current, decreasing at lower load currents.
On-chip trimming adjusts the reference voltage to 1%. Current limit is also trimmed, minimizing the stress under overload
conditions on both the regulator and power source circuitry.
The AMS1117 devices are pin compatible with other three-terminal SCSI regulators and are offered in the low profile surface
mount SOT-223 package and in the TO-252 (DPAK) plastic package.
*For additional available fixed voltages contact factory.
PIN CONNECTIONS
FIXED VERSIONADJUSTABLE VERSION
1- Ground
2- V
OUT
3- V
IN
1- Adjust
2- V
OUT
3- V
IN
0 to 125° C
0 to 125° C
0 to 125° C
0 to 125° C
0 to 125° C
0 to 125° C
0 to 125° C
SOT-223 Top View
TO-252 FRONT VIEW
TAB IS
OUTPUT
1
23
3
2
1
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
73
Page 76
Junction Temperature Range
JA
AMS1117
ABSOLUTE MAXIMUM RATINGS (Note 1)
Power Dissipation Internally limitedSoldering information
Input Voltage 15V Lead Temperature (10 sec)
Operating
Control Section
Power Transistor
Storage temperature
0°C to 125°C
0°C to 150°C
- 65°C to +150°C
Thermal Resistance
TO-252 package
SOT-223 package
* With package soldering to copper area over backside
ground plane or internal power plane ϕ
46°C/W to >90°C/W depending on mounting technique and
the size of the copper area.
ELECTRICAL CHARACTERISTICS
Electrical Characteristics at I
ParameterDeviceConditionsMin Typ MaxUnits
= 0 mA, and TJ = +25°C unless otherwise specified.
OUT
300°C
ϕ JA= 80°C/W
ϕ JA= 90°C/W*
can vary from
Reference Voltage
(Note 2)
Output Voltage
(Note 2)
Line RegulationAMS1117
Load Regulation
(Notes 2, 3)
AMS1117I
AMS1117-1.5
AMS1117-1.8
AMS1117-2.5
AMS1117-2.85
AMS1117-3.3
AMS1117-5.0
AMS1117-1.5
AMS1117-1.8
AMS1117-2.5
AMS1117-2.85
AMS1117-3.3
AMS1117-5.0
AMS1117
AMS1117-1.5
AMS1117-1.8
AMS1117-2.5
= 10 mA
OUT
10mA ≤ I
0 ≤ I
0 ≤ I
0 ≤ I
0 ≤ I
0 ≤ I
0 ≤ I
I
LOAD
3.0V≤ VIN ≤ 12V
3.3V≤ VIN ≤ 12V
4.0V≤ VIN ≤ 12V
4.35V≤ VIN ≤ 12V
4.75V≤ VIN ≤ 12V
6.5V≤ VIN ≤ 12V
(VIN - V
VIN = 5V, 0 ≤ I
VIN = 5V, 0 ≤ I
VIN = 5V, 0 ≤ I
≤ 800mA, 1.5V≤ (VIN - V
OUT
≤ 800mA , 3.0V≤ VIN ≤ 12V
OUT
≤ 800mA , 3.3V≤ VIN ≤ 12V
OUT
≤ 800mA , 4.0V≤ VIN ≤ 12V
OUT
≤ 800mA , 4.35V≤ VIN ≤ 12V
OUT
≤ 800mA , 4.75V ≤ VIN ≤ 12V
OUT
≤ 800mA , 6.5V ≤ VIN ≤ 12V
OUT
= 10 mA , 1.5V≤ (VIN - V
) =3V, 10mA ≤ I
OUT
≤ 800mA
OUT
≤ 800mA
OUT
≤ 800mA
OUT
OUT
≤ 800mA
OUT
OUT
) ≤ 12V
) ≤ 12V
1.238
1.225
1.485
1.476
1.782
1.773
2.475
2.460
2.82
2.79
3.267
3.235
4.950
4.900
1.250
1.250
1.500
1.500
1.800
1.800
2.500
2.500
2.850
2.850
3.300
3.300
5.000
5.000
0.015
0.035
0.3
0.6
0.3
0.6
0.3
0.6
0.3
0.6
0.5
1.0
0.5
1.0
0.1
0.2
3
6
3
6
3
6
1.262
1.270
1.515
1.524
1.818
1.827
2.525
2.560
2.88
2.91
3.333
3.365
5.050
5.100
0.2
0.2
5
6
5
6
6
6
6
6
10
10
10
10
0.3
0.4
10
20
10
20
12
20
V
V
V
V
V
V
V
V
V
V
V
V
V
V
%
%
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
%
%
mV
mV
mV
mV
mV
mV
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
74
Page 77
AMS1117
ELECTRICAL CHARACTERISTICS
Electrical Characteristics at I
ParameterDeviceConditionsMin Typ MaxUnits
= 0 mA, and TJ = +25°C unless otherwise specified.
%
Long Term StabilityTA =125°C, 1000Hrs0.31%
RMS Output Noise
(% of V
OUT
)
Thermal Resistance
TA = 25°C , 10Hz ≤ f ≤ 10kHz
0.003%
15°C/W
Junction-to-Case
Parameters identified with boldface type apply over the full operating temperature range.
Note 1:Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. For guaranteed specifications and test conditions, see the
Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.
Note 2: Line and Load regulation are guaranteed up to the maximum power dissipation of 1.2 W. Power dissipation is determined by the input/output differential
and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range.
Note 3: See thermal regulation specifications for changes in output voltage due to heating effects. Line and load regulation are measured at a constant junction
temperature by low duty cycle pulse testing. Load regulation is measured at the output lead ~1/8” from the package.
Note 4: Dropout voltage is specified over the full output current range of the device.
Note 5:Minimum load current is defined as the minimum output current requiredto maintain regulation. When 1.5V ≤ (V
guaranteed to regulate if the output current is greater than 10mA.
- V
) ≤ 12V the device is
IN
OUT
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
75
Page 78
APPLICATION HINTS
ADJ
The AMS1117 series of adjustable and fixed regulators are easy
to use and are protected against short circuit and thermal
overloads. Thermal protection circuitry will shut-down the
regulator should the junction temperature exceed 165°C at the
sense point.
Pin compatible with older three terminal adjustable regulators,
these devices offer the advantage of a lower dropout voltage,
more precise reference tolerance and improved reference stability
with temperature.
Stability
The circuit design used in the AMS1117 series requires the use of
an output capacitor as part of the device frequency compensation.
The addition of22µF solid tantalum on the output will ensure
stability for all operating conditions.
When the adjustment terminal is bypassed with a capacitor to
improve the ripple rejection, the requirement for an output
capacitor increases. The value of 22µF tantalum covers all cases
of bypassing the adjustment terminal. Without bypassing the
adjustment terminal smaller capacitors can be used with equally
good results.
To ensure good transient response with heavy load current
changes capacitor values on the order of 100µF are used in the
output of many regulators. To further improve stability and
transient response of these devices larger values of output
capacitor can be used.
Protection Diodes
Unlike older regulators, the AMS1117 family does not need any
protection diodes between the adjustment pin and the output and
from the output to the input to prevent over-stressing the die.
Internal resistors are limiting the internal current paths on the
AMS1117 adjustment pin, therefore even with capacitors on the
adjustment pin no protection diode is needed to ensure device
safety under short-circuit conditions.
Diodes between the input and output are not usually needed.
Microsecond surge currents of 50A to 100A can be handled by the
internal diode between the input and output pins of the device. In
normal operations it is difficult to get those values of surge
currents even with the use of large output capacitances. If high
value output capacitors are used, such as 1000µF to 5000µF and
the input pin is instantaneously shorted to ground, damage can
occur. A diode from output to input is recommended, when a
crowbar circuit at the input of the AMS1117 is used (Figure 1).
AMS1117
D1
V
IN
IN OUT
ADJ
C
10µF
ADJ
+
R
1
R
2
Figure 1.
Output Voltage
The AMS1117 series develops a 1.25V reference voltage
between the output and the adjust terminal. Placing a resistor
between these two terminals causes a constant current to flow
through R1 and down through R2 to set the overall output
voltage. This current is normally the specified minimum load
AMS1117
current of 10mA. Because I
is very small and constant it
represents a small error and it can usually be ignored.
AMS1117
V
IN
V
OUT
IN OUT
ADJ
I
ADJ
50µA
= V
(1+ R2/R1)+I
REF
V
REF
R2
ADJ
Figure 2. Basic Adjustable Regulator
Load Regulation
True remote load sensing it is not possible to provide, because
the AMS1117 is a three terminal device. The resistance of the
wire connecting the regulator to the load will limit the load
regulation. The data sheet specification for load regulation is
measured at the bottom of the package. Negative side sensing is a
true Kelvin connection, with the bottom of the output divider
returned to the negative side of the load.
The best load regulation is obtained when the top of the resistor
divider R1 is connected directly to the case not to the load. If R1
were connected to the load, the effective resistance between the
regulator and the load would be:
R1
R2
C
22µF
V
OUT
OUT
V
OUT
R
R1
x( R2+R1 ) , R
P
= Parasitic Line Resistance
P
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
76
Page 79
APPLICATION HINTS
AMS1117
Connected as shown , R
V
IN
IN OUT
is not multiplied by the divider ratio
P
R
P
PARASITIC
AMS1117
ADJ
LINE RESISTANCE
R1*
R2*
R
L
*CONNECT R1 TO CASE
CONNECT R2 TO LOAD
Figure 3. Connections for Best Load Regulation
In the case of fixed voltage devices the top of R1 is connected
Kelvin internally, and the ground pin can be used for negative
side sensing.
The total thermal resistance from junction to ambient can be as
low as 45°C/W. This requires a reasonable sized PC board with
at least on layer of copper to spread the heat across the board and
couple it into the surrounding air.
Experiments have shown that the heat spreading copper layer
does not need to be electrically connected to the tab of the device.
The PC material can be very effective at transmitting heat
between the pad area, attached to the pad of the device, and a
ground plane layer either inside or on the opposite side of the
board. Although the actual thermal resistance of the PC material
is high, the Length/Area ratio of the thermal resistance between
layers is small. The data in Table 1, was taken using 1/16” FR-4
board with 1 oz. copper foil, and it can be used as a rough
guideline for estimating thermal resistance.
For each application the thermal resistance will be affected by
thermal interactions with other components on the board. To
determine the actual value some experimentation will be
necessary.
The power dissipation of the AMS1117 is equal to:
PD = ( VIN - V
OUT
)( I
OUT
)
Maximum junction temperature will be equal to:
TJ = T
+ PD(Thermal Resistance (junction-to-ambient))
A(MAX)
Maximum junction temperature must not exceed 125°C.
Ripple Rejection
Thermal Considerations
The ripple rejection values are measured with the adjustment pin
bypassed. The impedance of the adjust pin capacitor at the ripple
The AMS1117 series have internal power and thermal limiting
circuitry designed to protect the device under overload conditions.
However maximum junction temperature ratings of 125°C should
not be exceeded under continuous normal load conditions.
Careful consideration must be given to all sources of thermal
resistance from junction to ambient. For the surface mount
frequency should be less than the value of R1 (normally 100Ω to
200Ω) for a proper bypassing and ripple rejection approaching
the values shown. The size of the required adjust pin capacitor is
a function of the input ripple frequency. If R1=100Ω at 120Hz
the adjust pin capacitor should be >13µF. At 10kHz only 0.16µF
is needed.
package SOT-223 additional heat sources mounted near the
device must be considered. The heat dissipation capability of the
PC board and its copper traces is used as a heat sink for the
device. The thermal resistance from the junction to the tab for the
AMS1117 is 15°C/W. Thermal resistance from tab to ambient
The ripple rejection will be a function of output voltage, in
circuits without an adjust pin bypass capacitor. The output ripple
will increase directly as a ratio of the output voltage to the
reference voltage (V
can be as low as 30°C/W.
Table 1.
COPPER AREATHERMAL RESISTANCE
TOP SIDE*BACK SIDEBOARD AREA(JUNCTION-TO-AMBIENT)
2500 Sq. mm2500 Sq. mm2500 Sq. mm
1000 Sq. mm2500 Sq. mm2500 Sq. mm
225 Sq. mm2500 Sq. mm2500 Sq. mm
100 Sq. mm2500 Sq. mm2500 Sq. mm
1000 Sq. mm1000 Sq. mm1000 Sq. mm
1000 Sq. mm01000 Sq. mm
* Tab of device attached to topside copper.
45°C/W
45°C/W
53°C/W
59°C/W
52°C/W
55°C/W
OUT
/ V
REF
).
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
77
Page 80
TYPICAL PERFORMANCE CHARACTERISTICS
AMS1117
Minimum Operating Current
(Adjustable Device)
12
9
6
3
MINIMUM OPERATING CURRENT (mA)
0
05101520
INPUT/OUTPUT DIFFERENTIAL (V)
TJ =
125°C
TJ = 25°C
Short-Circuit Current
1.25
1.00
0.75
0.50
SHORT CIRCUIT CURRENT (A)
0.25
0
051015
INPUT/OUTPUT DIFFERENTIAL
Load RegulationRipple Rejection vs. Current
0.10
∆ I
= 800mA
LOAD
0.05
0
-0.05
-0.10
OUTPUT VOLTAGE DEVIATION (%)
-0.15
-0.20
-50-250255075100125
TEMPERATURE (°C)
100
90
80
70
60
50
40
30
RIPPLE REJECTION (dB)
20
10
0
00.20.40.60.8
V
= 5V
OUT
C
= 10µF
ADJ
C
= 22µF
OUT
V
RIPPLE
OUTPUT CURRENT (A)
V
≤
3Vp-p
RIPPLE
TJ = 125°C
TJ = 25°C
f
f
0.5Vp-p
≤
RIPPLE
RIPPLE
= 120Hz
= 20Hz
2.0
1.0
0
-1.0
OUTPUT VOLTAGE CHANGE (%)
-2.0
-50 -250255075100 125 150
TEMPERATURE (°C)
100
90
80
A)
µ
70
60
50
40
30
ADJUST PIN CURRENT (
20
10
0
-50 -250255075100 125 150
TEMPERATURE (°C)
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
Advanced Monolithic Systems, Inc. 6680B Sierra Lane, Dublin, CA 94568 Phone (925) 556-9090 Fax (925) 556-9140
79
Page 82
Please click here to visit our online spice models database.
Features
• Low On-Resistance
• 14mΩ @ V
• 25mΩ @ V
= -10V
GS
= -4.5V
GS
• Low Gate Threshold Voltage
• Low Input Capacitance
• Fast Switching Speed
• Low Input/Output Leakage
• Lead Free By Design/RoHS Compliant (Note 2)
• "Green" Device (Note 4)
• Qualified to AEC-Q101 Standards for High Reliability
NEW PRODUCT
Maximum Ratings@T
Drain-Source Voltage
Gate-Source Voltage
Drain Current (Note 1) Steady
State
Pulsed Drain Current (Note 3)
= 25°C unless otherwise specified
A
Characteristic Symbol Value Units
DMP3020LSS
SINGLE P-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR
Mechanical Data
• Case: SOP-8L
• Case Material: Molded Plastic, “Green” Molding Compound.
UL Flammability Classification Rating 94V-0
• Moisture Sensitivity: Level 1 per J-STD-020D
• Terminals Connections: See Diagram
• Terminals: Finish - Matte Tin annealed over Copper lead
frame. Solderable per MIL-STD-202, Method 208
• Marking Information: See Page 3
• Ordering Information: See Page 3
• Weight: 0.072g (approximate)
TOP VIEW
= 25°C
T
A
= 70°C
T
A
SOP-8L
S
S
S
G
Internal Schematic
V
DSS
V
GSS
I
D
I
DM
TOP VIEW
D
D
D
D
-30 V
±20
-12
-6
V
A
-40 A
Thermal Characteristics
Characteristic Symbol Value Unit
Total Power Dissipation (Note 1)
Thermal Resistance, Junction to Ambient
Operating and Storage Temperature Range
Electrical Characteristics @T
Characteristic Symbol Min Typ Max Unit Test Condition
OFF CHARACTERISTICS (Note 5)
Drain-Source Breakdown Voltage
Zero Gate Voltage Drain Current
Gate-Source Leakage
ON CHARACTERISTICS (Note 5)
Gate Threshold Voltage
Static Drain-Source On-Resistance
Forward Transconductance
Diode Forward Voltage (Note 5)
DYNAMIC CHARACTERISTICS
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Notes: 1. Device mounted on 2 oz. Copper pads on FR-4 PCB with R
2. No purposefully added lead.
3. Pulse width ≤10μS, Duty Cycle ≤1%.
4. Diodes Inc.'s "Green" policy can be found on our website at http://www.diodes.com/products/lead_free/index.php.
5. Short duration pulse test used to minimize self-heating effect.
= 25°C unless otherwise specified
A
BV
DSS
I
DSS
I
GSS
V
GS(th)
R
DS (ON)
g
fs
V
SD
C
iss
C
oss
C
rss
T
-30
⎯⎯⎯⎯
-1
⎯
⎯
11.6
18.6
⎯
⎯
-0.5
1655
⎯
⎯
= 50°C/W.
θJA
P
D
R
JA
θ
J, TSTG
⎯ ⎯
±100
⎯
12
⎯
286
240
2.5 W
50 °C/W
-55 to +150 °C
V
V
-1
μA
nA
-2 V
14
25
⎯
mΩ
S
-1.1 V
⎯
⎯
⎯
pF
pF
pF
GS
V
DS
V
GS
V
DS
V
GS
V
GS
V
DS
VGS = 0V, IS = -2A
V
DS
f = 1.0MHz
= 0V, ID = -250μA
= -30V, VGS = 0V
= ±20V, VDS = 0V
= VGS, ID = -250μA
= -10V, ID = -8A
= -4.5V, ID = -5A
= -10V, ID = -12A
= -20V, VGS = 0V
80
Page 83
RAIN CUR
REN
T
R
CUR
RENT
R
RAIN-SOUR
CE O
N-R
TAN
C
R
R
OUR
CE ON-R
TANC
C
C
PACITAN
C
F
20
V = -10V
GS
V = -4.0V
GS
16
(A)
12
8
D
-I , D
4
NEW PRODUCT
0
01234
-V , DRAIN-SOURCE VOLTAGE (V)
DS
Fig. 1 Typical Output C har acteristic
0.03
Ω
E ( )
0.025
V = -3.0V
GS
V = -1.5V
GS
V = -2.5V
GS
V = -2.0V
GS
5
DMP3020LSS
20
16
(A)
12
8
AIN
D
-I , D
4
0
11.522.533.5
-V , GATE-SOURCE VOLTAGE (V)
GS
Fig. 2 Typical Transfer Characteristic
0.03
Ω
E ( )
0.025
T = 150°C
A
T = 125°C
A
T = 25°C
T = -55°C
A
T = 150°C
T = 125°C
T = 85°C
A
T = 85°C
A
A
A
A
DS(ON)
R, DRAIN-SOURCE
ESIS
0.02
V = -4.5V
GS
0.015
V = -10V
0.01
, D
0.005
DS(ON)
0
0612182430
-I , DRAIN-SOURCE CURRENT (A)
D
Fig. 3 Typical On-Resistance
GS
vs. Drain Current and Gate Voltage
1.6
1.4
V = -10V
GS
I = -10A
D
1.2
V = -4.5V
1.0
0.8
ON-RESISTANCE (NORMALIZED)
GS
I = -5A
D
0.02
ESIS
0.015
T = 25°C
A
T = -55°C
A
0.01
AIN-S
0.005
, D
DS(ON)
0
0612182430
-I , DRAIN CURRENT (A)
D
Fig. 4 Typical On-Resistance
vs. Drain C ur rent and Tempera ture
10,000
f = 1MHz
)
E (p
C
iss
1,000
A
,
C
oss
C
rss
0.6
-50 -250255075100 125 150
T , AMBIENT TEMPERATURE (°C)
Fig. 5 Nor m alized On- Resistance vs. Ambient Temperature
A
100
051015202530
V , DRAIN-SOURCE VOLTAGE (V)
DS
Fig. 6 Typical Total Capacitance
81
Page 84
OUR
CE CUR
REN
T
T
R
T T
HER
R
TANC
2.4
2.0
1.6
1.2
0.8
0.4
GS(TH)
-V, GATE THRESHOLD VOLTAGE (V)
0
NEW PRODUCT
-50 -250255075100 125 150
T , AMBIENT TEMPERATURE (°C)
A
1
E
ESIS
0.1
MAL
0.01
ANSIEN
r(t),
0.001
0.00010.0010.010.11101001,00010,000
D = 0.7
D = 0.5
D = 0.3
D = 0.1
D = 0.05
D = 0.02
D = 0.005
D = Single Pulse
I = -250µA
D
D = 0.01
20
16
(A)
12
8
S
-I , S
4
0
00.20.40.60.811.2
D = 0.9
t , PULSE DURATION TIME (s)
1
Fig. 9 Transient Thermal Response
DMP3020LSS
T = 25°C
A
-V , SOURCE-DRAIN VOLTAGE (V)
SD
Fig. 8 Diod e Forward Volt age vs. Current
R (t) = r(t) * R
θθ
JAJA
R = 87°C/W
θ
JA
P(pk)
t
1
t
2
T - T = P * R (t)
JAJA12θ
Duty Cycle, D = t /t
Ordering Information (Note 6)
Part Number Case Packaging
DMP3020LSS-13 SOP-8L 2500/Tape & Reel
Notes: 6. For packaging details, go to our website at http://www.diodes.com/datasheets/ap02007.pdf.
Marking Information
Top View
85
P3020LS
YY
WW
14
Logo
Part no.
Xth week: 01~52
Ye ar: "07" =2007
"08" =2008
82
Page 85
DMP3020LSS
Package Outline Dimensions
NEW PRODUCT
e
D
E1
E
A1
DETAIL A
h
45°
A2
A3
A
b
L
0.254
GAUGE PLANE
SEATING PLANE
7°~9°
DETAIL A
SOP-8L
Dim Min Max
A
⎯
1.75
A1 0.08 0.25
A2 1.30 1.50
A3 0.20 Typ.
b 0.3 0.5
D 4.80 5.30
E 5.79 6.20
E1 3.70 4.10
e 1.27 Typ.
h
⎯
0.35
L 0.38 1.27
0° 8°
θ
All Dimensions in mm
Suggested Pad Layout
Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes
without further notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product
described herein; neither does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall
assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on our website,
harmless against all damages.
Diodes Incorporated products are not authorized for use as critical components in life support devices or systems without the expressed written
approval of the President of Diodes Incorporated.
X
Dimensions Value (in mm)
X 0.60
Y 1.55
C1 5.4
C1
C2
Y
C2 1.27
IMPORTANT NOTICE
LIFE SUPPORT
83
Page 86
84
Page 87
85
Page 88
SS8550
2W Output Amplifier of Portable Radios in
Class B Push-pull Operation.