Information in this document is subject to change without notice. You may download and use this document, but only for your own use in
evaluating Seiko Epson/EPSON products. You may not modify the document. Epson Research and Development, Inc. disclaims any
representation that the contents of this document are accurate or current. The Programs/Technologies described in this document may contain
material protected under U.S. and/or International Patent laws.
EPSON is a registered trademark of Seiko Epson Corporation. All other trademarks are the property of their respective owners.
Revision 1.0
Page 2
Page 2Epson Research and Development
Vancouver Design Center
I00Z-G-018-01Issue Date: 2007/03/20
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Revision 1.0
Page 3
Epson Research and DevelopmentPage 3
Vancouver Design Center
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Issue Date: 2007/03/20 I00Z-G-018-01
Revision 1.0
Page 4
Page 4Epson Research and Development
Vancouver Design Center
I00Z-G-018-01Issue Date: 2007/03/20
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Revision 1.0
Page 5
Epson Research and DevelopmentPage 5
Vancouver Design Center
1 Introduction
This manual describes the setup and operation of the S5U13U00P00C100 USB2.0 Adapter
Board. This board was designed as an evaluation interface for connecting Epson LCD
Controllers Evaluation Boards to a computer using USB connection.
This user manual is updated as appropriate. Please check the Epson Research and Development Website at www.erd.epson.com for the latest revision of this document before
beginning any development.
We appreciate your comments on our documentation. Please contact us via email at
documentation@erd.epson.com.
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Issue Date: 2007/03/20 I00Z-G-018-01
Revision 1.0
Page 6
Page 6Epson Research and Development
Vancouver Design Center
2 Features
The S5U13U00P00C100 USB2.0 Adapter Board includes the following features:
• Header Signals for connecting Epson LCD Controllers Evaluation Boards
• 5V input power (separate power input, not from USB)
• 3.3V power supply available for Epson LCD Controllers Evaluation Boards
• LED power indicator
• Bidirectional voltage translation buffers for the host bus signals, to interface to wide
range of host bus voltages
I00Z-G-018-01Issue Date: 2007/03/20
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Revision 1.0
Page 7
Epson Research and DevelopmentPage 7
Vancouver Design Center
3 Installation
S5U13U00P00C100 board should be connected to the Epson LCD Controllers evaluation
board before applying power. To connect the boards, align sockets P1 and P2 on
S5U13U00P00C100 board with headers P1 and P2 on the Epson LCD Controllers evaluation board and connect the two boards.
After the boards are connected, 5V power may be connected to S5U13U00P00C100. Once
the power is applied, the USB cable from the PC may be connected to S5U13U00P00C100
board.
3.1 USB driver
S5U13U00P00C100 USB Adapter board needs the Epson USB driver, S1D13XXXUSB,
installed on the host computer.
The driver may be installed prior to connecting the S5U13U00P00C100 board to the USB
or at the time of the first connection, when the Windows will detect new hardware and will
prompt to install the driver.
Note
If the board does not work after USB cable is connected, remove the USB cable, remove
the power and then connect the power back and reconnect the USB cable.
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Issue Date: 2007/03/20 I00Z-G-018-01
Revision 1.0
Page 8
Page 8Epson Research and Development
Vancouver Design Center
4 Technical Description
4.1 Power
S5U13U00P00C100 does not uses power from the USB. The boards need an external 5V
power supply. The power supply should be able to supply a current up to 2A at 5V.
The external power supply may be connected to PWR1 power jack. This is regular power
jack, with a 2.1mm diameter center pin. The positive of the power supply must be on the
center terminal.
S5U13U00P00C100 has internal voltage regulator to generate all the internal voltages and
also the 3.3V power available for the Epson LCD Controllers evaluation board. The 3.3V
power is available on pin 5 of P2 socket.
4.2 Host Bus Power
S5U13U00P00C100 has voltage translation buffers for the host bus. The voltage of the host
bus may be provided by the Epson LCD Controllers evaluation boards, through pin 11 of
connector P1, or it may be provided by the 3.3V voltage regulator on S5U13U00P00C100.
The host bus voltage is selected with JP1 jumper.
JP1 - Host Bus Voltage
JP1 selects the voltage level of the host bus on connectors P1 and P2.
When the jumper is at position 1-2, the voltage level is HIOVDD provided by the Epson
LCD Controllers evaluation boards (recommended setting).
When the jumper is at position 2-3, the voltage level is +3.3V.
I00Z-G-018-01Issue Date: 2007/03/20
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Revision 1.0
Page 9
Epson Research and DevelopmentPage 9
Vancouver Design Center
4.3 Status Indicators
S5U13U00P00C100 has a green LED “5V PWR” to indicate when 5V power is present.
The board outputs 2 signals on connector P1 to indicate if the board is working and if the
board has completed enumeration on USB.These signals are 3.3 volt, regardless of the host
bus voltage selection.
On pin 9 of connector P1 is output the signal ‘Heartbeat’. When the board is working
correctly, this is a toggling signal with a frequency around 2Hz. If a LED is used as an
indicator, it will be blinking.
On pin 10 of connector P2 is output the signal ‘Enumerated’. This signal goes high when
the S5U13U00P00C100 enumerated successfully on the USB. If a LED is used as an
indicator, it will turn on upon successful enumeration on the USB.
Figure 4-1: Jumper JP1 Location
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Issue Date: 2007/03/20 I00Z-G-018-01
Epson Research and DevelopmentPage 17
Vancouver Design Center
44Wednesday, December 20, 2006
44Wednesday, December 20, 2006
44Wednesday, December 20, 2006
Sheetof
Sheetof
Sheetof
1
VCC2V5
10uF
C184
10uF
C184
10uF
C188
10uF
C188
1
4
2
10uF
10uF
470uF 6.3V T+C182
470uF 6.3V T
2
8
D1a
S1
1G12G24S23
BOOT
OCSET
MIC37100-1.8BS
MIC37100-1.8BS
2.2R101 2.2
R101
11
UGATE
15
10R102 10
R102
12
3
TAB
4
OUT
GND
2
U12
U12
IN
1
MIC37100-2.5BS
MIC37100-2.5BS
10uF
C187
10uF
C187
VCC1V2
C198
470uF 6.3V T+C198
470uF 6.3V T
+
12
4.75K, 1%
4.75K, 1%
4.75K, 1%
R105
R105
STPS2L30AD2STPS2L30A
D2
AK
5
D2a6D1b7D2b
47nF
C192
47nF
IRF8910Q1IRF8910
R103 2.2R103 2.2
10
14
13
9
1
VFB
6
VREF
PGND
PHASE
LGATE
PGOOD
L6910
L6910
COMP
5
EAREF
OSC2SS4GND7VCC
8
C185
0.1uF
C185
0.1uF
NPR104 NP
C189
1nF
C189
1nF
R104
0.1uF
C186
0.1uF
C186
C181
4.7uF 10V T+C181
4.7uF 10V T
+
C192
4.75K, 1%
4.75K, 1%
R108
R108
4.75K, 1%
4.75K, 1%
R110
R110
1.78K, 1%
R109
1.78K, 1%
R109
15nF
C190
15nF
C190
C191
1.5nF
C191
1.5nF
2.7K
2.7K
R107
R107
1.2uHL21.2uH
L2
C195
10uF 16V T+C195
10uF 16V T
+
1
2
Q2
C194
10uF 16V T+C194
10uF 16V T
+
12
0.1uF
C196
0.1uF
C196
LL4148D4LL4148
D4
AK
12
1nF
C193
1nF
C193
3
U13
U13
510
R111
510
R111
VCC5V
8
D1a
S1
1G12G24S23
BOOT
OCSET
2.2R113 2.2
R113
11
UGATE
15
R112 10R112 10
12
STPS2L30AD5STPS2L30A
D5
5
D2a6D1b7D2b
2.2R114 2.2
R114
10
14
13
PGND
PHASE
LGATE
C197
0.1uF
C197
0.1uF
C199
4.7uF 10V T+C199
4.7uF 10V T
+
4.75K, 1%
R116
R116
AK
47nF
C203
47nF
IRF8910Q2IRF8910
9
1
VFB
6
VREF
PGOOD
L6910
L6910
COMP
5
EAREF
OSC2SS4GND7VCC
8
NPR115 NP
C201
1nF
C201
1nF
R115
C200
0.1uF
C200
0.1uF
C203
4.75K, 1%
4.75K, 1%
R118
R118
4.75K, 1%
4.75K, 1%
R120
R120
R119
14.3K, 1%
R119
14.3K, 1%
C202
15nF
C202
15nF
1.5nF
C204
1.5nF
C204
2.7K
2.7K
R117
R117
<Doc>1 .0
Power Supplies for FPGA / Reset
<Doc>1 .0
Power Supplies for FPGA / Reset
<Doc>1 .0
Power Supplies for FPGA / Reset
C
C
C
Title
Size Document NumberRev
Date:
Title
Size Document NumberRev
Date:
Title
Size Document NumberRev
Date:
2
3
3
TAB
OUT
GND
U10
U10
IN
1
C183
C183
VCC3V3VCC1V8
C182
+
1
2
3
1.6uHL11.6uH
L1
C179
10uF 16V T+C179
10uF 16V T
+
1
2
Q1
C178
10uF 16V T+C178
10uF 16V T
+
12
0.1uF
C180
0.1uF
C180
LL4148D1LL4148
D1
12
AK
C177
1nF
C177
1nF
3
U11
U11
R100
510
R100
510
VCC5V
4
5
DD
Figure 6-4: S1D13U00P00C100 Schematics (4 of 4)
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Issue Date: 2007/03/20 I00Z-G-018-01
Power Jack
Power Jack
VDD 5V REGULATED ADAPTER JACK
R106
R106
VCC5V
123
PWR1
PWR1
560
560
D3
5V PowerD35V Power
CC
Revision 1.0
4
RSTO_B00B# 2
TPGND3
TP_SMT
TPGND3
TP_SMT
1
TPGND2
TP_SMT
TPGND2
TP_SMT
1
TPGND1
TP_SMT
TPGND1
TP_SMT
1
BB
3
RESET#
VDD
GND2MR#
GND
TPS3801K33DCKR
U14
TPS3801K33DCKR
U14
1
5
4
31
2 4
SW1
SW TACT-SPST
SW1
SW TACT-SPST
C205
0.1uF
C205
0.1uF
VCC3V3
AA
5
Page 18
Page 18Epson Research and Development
Vancouver Design Center
7 PCB Layout
Figure 7-1: S1D13U00P00C100 PCB Layout (Top)
I00Z-G-018-01Issue Date: 2007/03/20
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Revision 1.0
Page 19
Epson Research and DevelopmentPage 19
Vancouver Design Center
Figure 7-2: S1D13U00P00C100 PCB Layout (Bottom)
S5U13U00P00C100 USB 2.0 Adapter Board User Manual
Issue Date: 2007/03/20 I00Z-G-018-01
Revision 1.0
Page 20
Page 20Epson Research and Development
Vancouver Design Center
8 Sales and Technical Support
Japan
Seiko Epson Corporation
IC International Sales Group
421-8, Hino, Hino-shi
Tokyo 191-8501, Japan
Tel: 042-587-5812
Fax: 042-587-5564
http://www.epson.co.jp/
Hong Kong
Epson Hong Kong Ltd.
20/F., Harbour Centre
25 Harbour Road
Wanchai, Hong Kong
Tel: 2585-4600
Fax: 2827-4346
http://www.epson.com.hk/
8.1 Ordering Information
To order the S5U13U00P00C100 Evaluation Board, contact the Epson sales representative
in your area and order part number S5U13U00P00C100.
North America
Epson Electronics America, Inc.
2580 Orchard Parkway
San Jose, CA 95131, USA
Tel: (408) 922-0200
Fax: (408) 922-0238
http://www.eea.epson.com/