4 CVBS INPUTS, 3 CVBS OUTPUTS (ONE WITH
SELECT ABLE CHROMA TRAP FILTER)
.
4 Y/C INPUTS, 2 Y/C OUTPUTS
.
6dB GAIN ON ALL CVBS/Y AND C OUTPUTS
.
1 Y/C ADDER
.
2 RGB/FB INPUTS, 1 RGB/FB OUTPUT WITH
6dB AD JUST AB L E G AIN
.
VIDEO MUTING ON ALL THE OUTPUTS
.
2 SLOW BLANKING INPUTS/OUTPUTS
.
SYNC BOTTOM CLAMP ON ALL CVBS/Y
AND RGB INPUTS, AVERAGE ON C INPUTS
.
BANDWIDTH : 15MHz
.
CROSSTALK : 60dB Typ.
STV6411A
AUDIO/VIDEO SWITCH MATRIX
AUDIO SECTION
.
4 STEREO INPUTS, 3 STEREO OUTPUTS
(TWO WITH LEVEL ADJUS TM E N T )
.
MONO SOUND OUTPUT
.
STEREO TO MONO CAPABILITY ON BOTH
SCARTS
.
AUDIO MUTING ON ALL THE OUTPUTS
DESCRIPTION
The STV6411A is a highly integrated I2C bus-controlled aud io and vid eo sw it c h ma trix , opt im iz ed for
use in dig ital set-top bo x app licatio ns. I t prov ides all
the audio and video routings required in a full two
scart set- top box des ign. It is also fully pin compa tible with S TV 6410A, the three sc ar t ver sion.
TQFP64 (10 x 10 x 1.4mm)
(Full Plastic Quad Flat Pack)
ORDER CODE : STV6411AD
December 1998
1/20
Page 2
STV6411A
PIN CONNECTIONS
FBOUT_TV
FBIN_VCR (see Note 1)
FBIN_ENC
ADD
SCL
SDA
V
CC12
NC
SLB_TV
NC
SLB_VCR
RIN_VCR (see Note 1)
GNDV1
GIN_VCR (see Note 1)
NC
BIN_VCR (see Note 1)
Note 1 :
Pins (xx_VCR) identified as xx_AUX in STV6410 A.
CC2
V
NC
16151413121110
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
333435363738394041424344454647
CC1
V
CVBSIN_STB
CC3
NC
GNDV2
V
NC
NC
YCVBSIN_ENC
NC
YCVBSOUT_VCR
AOUT_RF
VOUT_RF
GNDV3
FILTER
987654321
LIN_STB
RIN_STB
YIN_ENC
CIN_ENC
RCIN_ENC
RIN_ENC
YCVBSOUT_TV
NC
COUT_VCR
LIN_ENC
BIN_ENC
GIN_ENC
RCOUT_TV
LOUT_TV
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
RIN_VCR
CIN_VCR
ROUT_TV
GOUT_TV
LOUT_VCR
BOUT_TV
ROUT_VCR
LOUT_CINCH
ROUT_CINCH
GNDA
RIN_TV
V
CCA
CIN_TV
LIN_TV
YCVBSIN_TV
V
REF
YCVBSIN_VCR
LIN_VCR
6411A-01.EPS
PIN LIST
Pin NumberSymbolDescription
1RCOUT_TVRed/chroma Output, to TV Scart
2LOUT_TVAudio Left Output, to TV Scart
3YCVBSOUT_TVY/CVBS Output, to TV scart
4NCNot Connected
5COUT_VCRChroma Output, to VCR Scart
6NCNot Connected
7YCVBSOUT_VCRY/CVBS Output, to VCR Scart
8AOUT_RFAudio (L+R) Output to RF Modulator
17FBOUT_TVFast Blanking Output, to TV Scart
18FBIN_VCR (see Note 1)Fast Blanking Input, from VCR Scart
19FBIN_ENCFast Blanking Input, from Encoder
2
20ADDI
21SCLI
22SDAI
23V
CC12
C Bus IC Address Programmation
2
C Bus Clock
2
C Bus Data
Slow Blanking Power Supply (12V)
24NCNot Connected
25SLB_TVSlow Blanking Input/Ouput from TV
26NCNot Connected
27SLB_VCRSlow Blanking Input/Ouput from VCR
28RIN_VCR (see Note 1)Red Input, from VCR Scart
29GNDV1Video Switches Ground 1
30GIN_VCR (see Note 1)Green Input, from VCR Scart
31NCNot Connected
32BIN_VCR (see Note 1)Blue Input, from VCR Scart
33V
CCV1
Video Switches Supply 1 (8V)
34CVBSIN_STBCVBS Input from STB
35NCNot Connected
36YCVBSIN_ENCY/CVBS Input from Encoder
37NCNot Connected
38YIN_ENCY Input, from Encoder
39RIN_STBAudio Right Input, from STB
40CIN_ENCChroma Input, from Encoder
41LIN_STBAudio Left Input, from STB
42RCIN_ENCRed/Chroma Input, from Encoder
43RIN_ENCAudio Right Input, from Encoder
44GIN_ENCGreen Input, from Encoder
45LIN_ENCAudio Left Input, from Encoder
46BIN_ENCBlue Input, from Encoder
47RIN_VCRAudio Right Input, from VCR Scart
48CIN_VCRChroma Input, from VCR Scart
49LIN_VCRAudio Left Input, from VCR
50YCVBSIN_VCRY/CVBS Input from VCR Scart
51V
REF
Voltage Reference Decoupling
52YCVBSIN_TVY/CVBS Input, from TV Scart
53LIN_TVAudio Left Input, from TV Scart
54CIN_TVChroma Input, from TV Scart
55V
CCA
Audio Switches Supply (8V)
56RIN_TVAudio right input, from TV Scart
57GNDAAudio Switches Ground
58ROUT_CINCHAudio Right Output, to CINCH
59LOUT_CINCHAudio Left Output, to CINCH
60ROUT_VCRAudio Right Output, to VCR sCart
61BOUT_TVBlue Output, to TV Scart
62LOUT_VCRAudio Left Output, to VCR Scart
63GOUT_TVGreen Output, to TV Scart
64ROUT_TVAudio Right Output, to TV Scart
Notes :
1. Pins (xx_VCR) identified as xx_AUX in STV6410A.
2. In application, all unused pins should be left open or high frequency bypass ed to ground.
6411A-01.TBL
3/20
Page 4
STV6411A
BLOCK DIAGRAM
FBIN_ENC
FBIN_VCR
(see Note 1)
BIN_ENC
BIN_VCR
(see Note 1)
GIN_ENC
GIN_VCR
(see Note 1)
RCIN_ENC
RIN_VCR
(see Note 1)
CIN_ENC
CIN_VCR
CIN_TV
19
18
46
32
44
30
42
28
40
48
54
4V
0V
B_ENC
B_ENC
B_VCR
G_ENC
G_VCR
R/C_ENC
R_VCR
MUTE
R/C_ENC
C_ENC
C_VCR
MUTE
CVBS/Y_ENC
CVBS/Y_VCR
CVBS_STB
Y_ENC
MUTE
R/C_ENC
C_ENC
C_TV
MUTE
FB SWITCH
RGB SWITCH
C SWITCH
Y/CVBS SWITCH
C SWITCH
17
FBOUT_TV
6dB
6dB
6dB
6dB
TRAP
6dB
6dB
61
BOUT_TV
63
GOUT_TV
1
RCOUT_TV
9
VOUT_RF
11
FILTER
3
YCVBS/OUT_TV
5
COUT_VCR
7
YCVBSOUT_VCR
CVBSIN_STB
YCVBSIN_ENC
YCVBSIN_TV
YCVBSIN_VCR
YIN_ENC
LIN_ENC
LIN_STB
LIN_TV
LIN_VCR
RIN_TV
RIN_STB
RIN_ENC
RIN_VCR
Note 1 :
Pins (xx_VCR) identified as xx_AUX in STV6410 A.
34
36
52
50
38
45
41
53
49
56
39
43
47
L_ENC
L_STB
L_TV
R_ENC
R_STB
R_TV
MUTE
L_ENC
L_STB
L_VCR
R_VCR
R_STB
R_ENC
MUTE
CVBS_STB
CVBS/Y_ENC
CVBS/Y_TV
Y_ENC
MUTE
VCR SWITCH
TV SWITCH
Y/CVBS SWITCH
-14dB
-14dB
25
SLOW BLANK,
I/O MONITOR
6dB
I2C BUS
DECODER
0/6dB
0/6dB
SLB_TV
27
SLB_VCR
21
SCL
22
SDA
59
LOUT_CINCH
58
ROUT_CINCH
62
LOUT_VCR
STEREO/
MONO
60
ROUT_VCR
8
AOUT_RF
0/6dB
STEREO/
MONO
0/6dB
2
64
LOUT_TV
ROUT_TV
STV6411A
6411A-02.EPS
4/20
Page 5
STV6411A
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
AV
,VVCCSupply Voltage for Audio and Video Sections10V
CC
V
V
CC12
V
SLBK
VESDMaximum ESD Voltage allowed (100pF capacitor discharged
T
oper
T
stg
THERMAL DATA
SymbolParameterValueUnit
R
th (j-a)
ELECTRICAL CHARACTERI STICS
= 25° C, AVCC = VVCC = 8V, V
T
amb
unless otherwise specified.
SymbolParameterTest ConditionsMin. Typ. Max. Unit
AV
CC
VV
CC
V
CC12
ACTIVE (all channels ON)
I
CCA
I
CCV
I
CC12
STANDBY (all channels OFF)
I
CCAstd
I
CCVstd
Voltage at Pin i to GND. Except SDA, SCL at 5.5V Max.0, V
I
CC
Supply Voltage for Slow Blanking Sections13.2V
Voltage at slow blanking pins to GND0, V
CC12
± 4kV
through 1.5kΩ serial resistor - Human Body Model)
Operating Ambient Temperature0, +70
Storage Temperature-20, +150
Junction-ambient Thermal ResistanceMax.68
CC12
= 12V, R
= 10kΩ, RGA = 600Ω, RGV = 50Ω, R
LOUTA
LOUTV
Audio Operating Supply Voltage7.588.5V
Video Operating Supply Voltage7.588.5V
Slow Blanking Control Supply Voltage11.21212.8V
Audio Supply CurrentAVCC = 8V, no input signal1015mA
Video Supply Curr ent (I
12V Supply CurrentV
CCV1
+ I
CCV2
+ I
)VVCC = 8V, no input signal6580mA
CCV3
= 12V
CC12
SlBlk input mode
SlBlk output mode, no load
2.023µAmA
0
Audio Supply Current in stand by modeAVCC = 8V1.2mA
Video Supply Current in stand by mode
(I
+ I
+ I
CCV1
CCV2
CCV3
)
VV
= 8V9mA
CC
o
= 4.7kΩ,
V
V
o
C
o
C
C/W
6411A-02.TBL
6411A-03.TBL
6411A-04.TBL
5/20
Page 6
STV6411A
ELECTRICAL CHARACTERI STICS
= 25°C, A VCC = VVCC = 8V, V
T
amb
(continued)
= 12V , R
CC12
= 10kΩ, RGA = 600Ω, RGV = 50Ω, R
LOUTA
LOUTV
= 4.7kΩ,
unless otherwise specified.
SymbolParameterTest ConditionsMin.Typ. Max.Unit
AUDIO SECTION
SVR100 Supply Voltage RejectionV
SVR1KSupply Voltage RejectionV
V
V
R
INmatch
F
INDC
INAC
R
range
Input DC LevelAVCC = 8VVCC/2V
Input signal amplitude2V
Input Resistance4555kΩ
eNIEquivalent Input Voltage NoiseBW = 20Hz, 20kHz, Gain = 0dB5µV
G00dB Gain0.5V
G
G
MATCH1
G
MATCH2
STEP
Step of Gain-14dB to +6dB1.7522.25dB
Gain matching be tween different inputs
on one output
Gain matching between Left/Right
outputs of one input channel
VIN = 0.5V
VIN = 0.5V
, RL = 10kΩ, Gain = 0dB-0.5+0.5dB
RMS
RMS
RMS
THDTotal Harmonic Distorsion1kHz, LPF @ 80kHz
= V
= 0.5V
OUT
= 2V
OUT
, THD = 0.3%, Gain = 0dB22.25kΩ
RMS
RMS
V
R
Output clipping LevelTHD = 0.2%, 1kHz2.12.25V
CL
Output Load ResistanceVIN = 1V
L
MuteMute SuppressionV
V
IN
VIN = V
= 0.5V
IN
at f = 100Hz,
RMS
6072
82
at f = 1kHz,
RMS
7080dB
, RL = 10kΩ, Gain = 0dB50kHz
, f = 1kHz, on on e input,
807090
74
7085dB
, 1kHz, Gain = 0dB-0.50.5dB
, 1kHz, Gain = 0dB-0.50.5dB
RMS
RMS
0.002
0.003
0.05%
, on one input90dB
dB
dB
RMS
dB
dB
%
RMS
6411A-05.TBL
6/20
Page 7
STV6411A
ELECTRICAL CHARACTERI STICS
= 25°C, A VCC = VVCC = 8V, V
T
amb
(continued)
= 12V , R
CC12
= 10kΩ, RGA = 600Ω, RGV = 50Ω, R
LOUTA
LOUTV
= 4.7kΩ,
unless otherwise specified.
SymbolParameterTest ConditionsMin.Typ. Max.Unit
VIDEO SECTION
V
DCIN
I
CLAMP
I
LEAK
C
IN
V
IN
DYNDynamic Output SignalVVCC = 8V34V
BWBandwidth at -3dB Y/CVBS
CTCrosstalk Isolation between ChannelsV
R
OUT
R
LOAD
G
RGB
G
RGBM
G
RGBSTEP
G
YCVBS
G
YCVBSM
DC
OUT
DC
OUT RF
DPHIDifferential PhaseV
DGDifferential GainV
MuteMute SuppressionV
I
VOUT
CHROMA SECTION
V
DCIN
R
IN
C
IN
V
IN
DynDynamic Output Signal33.8V
DC
OUT
CBWChroma BandwidthC
CTCrosstalk Isolation between channelV
R
OUT
G
OUTC
G
CM
MuteMute SuppressionV
CtoYdelChroma to luma delay, source Y/CPin other than RF_OUT 1,
CtoYdelChroma to luma delay, source Y/CPin RF_OUT±4±20ns
DC Input LevelBottom Synch Pulse2V
Clamping currentat V
Input Leakage CurrentVIN = V
- 400mV12mA
DCIN
+ 1V110µA
DCIN
Input Capacitance2pF
Max Input SignalVVCC = 8V1.52V
15
RGB
Y/C mixer (on RF out)
VIN = 1V
VIN = 1VP
V
on one input
PP
P
= 1VPP, V
INY
= 1VPP at f = 5MHz,
IN
INC
= muted
18
15
18
10
15
5060dB
Output Resistance50Ω
Load Impedance14.7∞kΩ
Gain at RGB outputsVIN = 1VPP, gain set to 6dB5.566.5dB
Gain matching between R, G, BVIN = 1VPP, gain set to 6dB-0.300.3dB
Step of Gain3dB to 6dB0.7511.25dB
Gain on Y/CVBS channelsVIN = 1V
Gain matching between Y, CVBS inputsVIN = 1V
Output High LevelI
Fast blanking to RGB delayAt 50% on digital RGB transients,
DEL
Fast Blanking transitions at FB output
Rise Time
FB
FB
FB
FB
LOW
HIGH
TRANS
Fall Time
ADDRESS SELECTION INPUT
ADDsel_L Address selection low level00.2V
ADDsel_H Address selection high level4V
I
LEAK
Leakage Current10µA
= 8V ±5%)
CC8
CC12
= 8V ±5%)
CCV
CCV
= 12V ±5%, V
= 8V ±5%, R
= 8V ±5%, R
CC8
> 1kΩ)
LOAD
> 10kΩ)
LOAD
00.7
IIN = 0.2mA
= 1.0mA3.644.4V
OUT
30ns
at 2.7V
on FB fall C
C
FB rise transient, at 1.5V
ON
= 10pF max
LOAD
between 10% and 90%
= 10pF max
LOAD
between 90% and 10%
30
30
0.3VV
CC
(8V)
ns
ns
V
6411A-07.TBL
8/20
Page 9
STV6411A
ELECTRICAL CHARACTERI STICS
= 25°C, A VCC = VVCC = 8V, V
T
amb
(continued)
= 12V , R
CC12
= 10kΩ, RGA = 600Ω, RGV = 50Ω, R
LOUTA
LOUTV
= 4.7kΩ,
unless otherwise specified.
SymbolParameterTest ConditionsMin.Typ. Max.Unit
2
C BUS CHARACTERISTICS
I
SCL
V
V
f
SCL
SDA
V
V
V
C
TIMING
t
LOW
t
HIGH
t
SU,DAT
t
HD,DAT
t
SU,STO
t
BUF
t
HD,STA
t
SU,STA
Low Level Input Voltage-0.31.5V
IL
High Level Input Voltage35.5V
IH
Input Leakage CurrentVIN = 0 to 5.5V-10010µA
I
LI
Clock Frequency0100kHz
Input Rise Time1.5V to 3V1µs
t
R
Input Fall Time1.5V to 3V300ns
t
F
Input Capacitance10pF
C
l
Low Level Input Voltage-0.31.5V
IL
High Level Input Voltage35.5V
IH
Input Leakage CurrentVIN = 0 to 5.5V-10010µA
I
LI
Input Capacitance10pF
C
l
Input Rise Time1.5V to 3V1µs
t
R
Input Fall Time1.5V to 3V300ns
t
F
Low level Output VoltageIOL = 3mA0.4V
OL
Output Fall Time3V to 1.5V250ns
t
F
Load Capacitance400pF
L
Clock Low Period4.7µs
Clock High Period4µs
Data Set-up Time250ns
Data Hold Time0340ns
Set-up Time from Clock High to Stop4µs
Start Set-up Time following a Stop4.7µs
Start Hold Time4µs
Start Set-up Time following Clock Low to High Transition4.7µs
6411A-08.TBL
9/20
Page 10
STV6411A
I2C BUS SELECTION
Data transfers follow the usual I2C format: after the start condition (S), a 7-bit slave address is sent, followed
by an eighth bit which is a data direction bit (W). A 8-bit subadress is sent to select a register, followed by
a 8-bit data word to put in it.
The IC’s I2C bus decoder permits the automatic incrementation mode in write mode.
String Format
Write only mode (S : start condition, P : stop condition, A : acknowledge)
R/C
G
B
FAST BLANK
CVBS/Y
AUDIO L
AUDIO R
CVBS/Y
AUDIO L
AUDIO R
SLOW BLANK
CVBS
AUDIO L+R
Acknowledge
10k
W
6411A-15.EPS
AUDIO L
AUDIO R
R
C
STV6411A
R, G, B, FB
SWITCHES
CVBS/Y
SWITCHES
CHROMA
SWITCHES
AUDIO
SWITCHES
SLOW BLANK,
I/O CONTROL
R/C
G
B
FAST BLANK
CVBS/Y
C
AUDIO L
AUDIO R
Y
CVBS
AUDIO L
AUDIO R
R
G
B
FAST BLANK
CVBS/Y
AUDIO L
AUDIO R
C
CVBS/Y
C
AUDIO L
AUDIO R
SLOW BLANK
CINCH
OUTPUT
ENCODER
ANALOG
STB
SCART2
VCR
6411A-16.EPS
17/20
Page 18
STV6411A
APPLICATION NOTE
1 - Audio Part
1.a - Inputs
The audio inputs are designed to follow sources up
to (at least) 2V
expected DC level of V
the device is providing this DC polarization. That
means that in most of the cases the inputs are AC
coupled via chemical capacitors. The recommended values are 1µF, 2 .2µF or 4.7µF (internal
polar. is made via a 50kΩ resistor). I want to point
out that the internal polarization is filtered by an
external capacitor (on Pin called ‘V
pacitor contribute to good performance of the device. Its value should be 47µF or more (coupled
with an 47nF HF cap. for internal video referenc es).
Figure 14 :
L/R Audio
Audio Inputs
12k
(that is around 6VPP) with an
RMS
/2 (4V typ.). That’s why
CC
220
W
4.7mF
W
’). This ca-
REF
Audio In
2 - Video Part
2.a - Inputs
Video inputs need to be AC coupled. But only some
small capacitor values are requested thanks to the
internal clamps provided by these devices. Usually
some 100nF HF capacitors (47nF to 220nF) are
enough to provide good performances on Y,
CVBS,RGB and C inputs.
Chrominan ce in puts : - a verage clam p - that mean s
that the DC is meas ured as the avera ge value of the
input signal and set to an internal reference (close
to 3V). The dy na mi c allowed is more than 1.5V .
RGB, Y, CVBS inputs : - bottom sync top clam p that means that the DC level is measured at the
lowest value of the input signal and set to an
internal reference (close to 2V). The dynamic allowed is more than 1.5V.
Figure 16 :
Y/C/CVBS/RGB
Video Inputs
220
100nF
W
Video In
STV6411A
NB: In some particular cases (loopback from outputs to inputs) the AC coupling capacitor can be
removed... but some small offsets in the audio
chain can cause some noise while switching from
one input to another.
1.b - Outputs
Audio output buffers are able to provide more than
2.1V
(around 6VPP) on a typical load of 10k
RMS
(in fact a 2kΩ load is acceptable). The DC level is
once more V
/2 for best dynamic performance.
CC
Usually some AC coupling capacitors are used at
the outputs. To drive some typical 10kΩ loads, it is
normal to use capacitors with value 5 t o 10 times
the value of the input capacitors. That gives a value
between 4.7µF and 47µF. Moreover it can be a
good idea to insert resistors ( 220Ω or 470Ω) in the
audio outputs. That will provide a protection for
output stages. No external drivers or buffers are
needed in typical use of the device.
Figure 15 :
Audio Out
Audio Outputs
4.7mF
470
W
L/R Audio
STV6411A
75
W
6411A-17.EPS
2.b - Outputs
On thes e devices the v ideo outputs are NOT AB LE
to drive 150Ω. That means that external buffers (one
simple NPN-Transistor per output) are needed. To
reduce the external components, the output DC
level have been chose n to allow a di rect driv e of the
Ω
base of the output follower (NPN). The emitters of
the NPN s wil l be polarized t o gr ound via 1kΩ resistors (more or le ss) and will driv e the outputs throug h
some 75Ω resistors. Do not f or get t o bufferize your
favourite UHF modulator video input...
Chrominance outputs have a DC of 2.3V (it is an
average value) and Luminance type output have a
DC of 1.3V (it is a bottom value).
Figure 17 :
Video Out
Video (and Fast Blanking) Outputs
75
W
(4.7kW)1k
W
STV6411A
6411A-18.EPS
STV6411A
6411A-19.EPS
Video
6411A-20.EPS
18/20
Page 19
STV6411A
APPLICATION NOTE
(continued)
2.c - Fast Blanking
Fast Blanking signal is used to make an equipment
consider its RGB inputs for full-screen display or
fast insertion (OSD, etc.). The output of such s ignal
is exactly managed in the same way as RGB (that
is important for levels and delays).
The input is DC coupled (insert a few hundreds
ohms resistors for external input).
2.d - Slow Blanking
Slow Blanking signal is used to make an equipment
consider an external input (e.g. CVBS and
SOUND). The input/output of such signal is very
simple, DC coupled (insert a few hundreds ohms
resistors for external I/O). Notice that this function
is requesting a 12V power supply (on Pin V
CC12
This pin can be left open (not pulled down) if this
function is not used.
2
3 - I
C Bus
3.a - Address
You can choose the address of the device by
setting the Pin ADD to ground or to V
DD
selects 94h and the latter selects 96h. These values correspond to the writeable (or control) registers. Change the lowest bits to ‘1’ (that gives 95h
and 97h) to read the readable register of the device.
One device will answer (acknowledge) to its both
addresses 94h and 95h or 96h and 97h.
3.b - Write Mode
This mode is used to c ontrol the devic e, to select
switches positions, gains, etc.
Send a start condition, the addr ess of the dev ice,
the address of the register (its number), and the
data to put in it. At t his point you can send a stop
or send the data of the following registers (that is
what we call auto-increment).
).
3.c - Read Mode
This mode is used to read some data such as
slow-blanking input signals.
Send a start condition, the address of the device
(+1) and then send one byte clock to read the
unique data register.
. The former
N.B.: Do not forget your favourite ESD protections for I/O signals of plugs.
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or sys tem s
without express written approv al of STMi cr oelec troni cs.
Purchase of I
Rights to use these components in a I
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Neth erlands
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
The ST logo is a registered trademark of STMicroelectronics