The HT23C512 is a read-only memory with high
performance CMOS storage device whose 512K
of memory is arranged in to 65536 words by 8
bits.
For application flexibility, the chip enable and
output enable control pins can be selected as
active high or active low. This flexibility not only
allows easy interface with most microproces-
HT23C512
CMOS 64K×8-Bit Mask ROM
•
65536×8 bits of mask ROM
•
Mask options: chip enable CE/CE/OE1/OE1
and output enable OE/
•
TTL compatible inputs a nd ou t put s
•
Tristate outputs
•
Fully static operation
•
Package type: 28-pin DIP/SOP
sors, but also eliminates bus contention in multiple bus microprocessor systems. An additional
feature of the HT23C512 is its ability to enter
the standby mode whenever the chip enable
(CE/
CE) is inactive, thus redu cing curren t consumption to below 30
these functions makes the chip suitable for high
density low power memory applications.
OE/
VSSINegative power supply
VDDIPositive power supply
HT23C512
Operation Truth Table
ModeCE/CEOE/OEA0~A15D0~D7
ReadH/LH/LValidData Out
DeselectH/LL/HXHigh Z
StandbyL/HXXHigh Z
Note: H=V
, L=VIL, X=VIH or V
IH
IL
224th Aug ’98
Page 3
HT23C512
Absolu te Maxim u m R a tin g s *
Supply Voltage.................................–0.3V to 6VStorage Temperature.................–50°C to 125°C
Input Voltage........................–0.3V to V
*Note: These are stress ra tings on ly. Stresses exceeding the range specified under “Abso lute Maxi -
mum Ratings” ma y cause substantial damage to the device. Functional operation of this
device at other conditions beyond those listed in the specification is not implied and prolonged
exposure to extreme condition s may affect device reliability.
D.C. Characteristics
Supply voltage: 2.7V~3.6VTa=–40°C to 85°C
+0.3VOperating Temperature...............–40°C to 85°C
Input High Voltage3V—2.0—V
Output Low Voltage3VIOL=2.1mA——0.4V
Output High Voltage3VIOH=–0.4mA2.4—V
Input Leakage Current3VVIN=0 to V
Output Leakage Current3VV
Standby Current3V
Standby Current3V
Input Capacitance (See note)—f=1MHz——10pF
Output Capacitance (See note)—f=1MHz——10pF
Test Conditions
V
CC
Conditions
O/P Unload,
f=5MHz
OUT
CE=V
CE=V
≤0.2V
CE
CE ≥VCC-0.2V
=0 to V
IL
IH
CC
Min.Typ.Max. Unit
——10mA
—0.4V
SS
——10µA
CC
——10µA
——500µA
——10
CC
CC
V
V
µA
Note: These parameters are periodically samp led but not 100% tested.
Input High Voltage5V—2.2—V
Output Low Voltage5VIOL=3.2mA——0.4V
Output High Voltage5VIOH= –1mA2.4—V
Input Leakage Current5VVIN=0 to V
Output Leakage Current5VV
Standby Current5V
Standby Current5V
Input Capacitance (See note)—f=1MHz——10pF
Output Capacitance (See note)—f=1MHz——10pF
Test Conditions
V
CC
Conditions
OUT
CE=V
CE=V
≤0.2V
CE
CE ≥VCC-0.2V
=0 to V
IL
IH
CC
Min.Typ.Max. Unit
——10µA
CC
——10µA
——1.5mA
——30
CC
CC
V
V
µA
Note: These parameters are periodically samp led but not 100% tested.
A.C. CharacteristicsTa=–40°C to 85°C
V
=2.7V~3.6VVCC=4.5V~5.5V
SymbolParameter
t
CYC
t
AA
t
ACE
t
AOE
t
OH
t
OD
t
OE
Cycle Time250—150—ns
Address Access Time—250—150ns
Chip Enable Access Time—250—150ns
Output Enable Access Time—150—80ns
Output Hold Time——10—ns
Output Disable Time (See Note)———70ns
Output Enable Time (See Note)——10—ns
CC
Min.Max.Min.Max.
Unit
Note: These parameters are periodically samp led but not 100% tested.
A.C. test conditions
Output load: see figure right
Input rise and fall time: 10ns
Input pulse levels : 0.4V to 2.4V
Input and output timing reference levels:
0.8V and 2.0V (V
1.5V (V
CC
=3V)
CC
=5V)
Output load circuit
424th Aug ’98
Page 5
Functional Description
The HT23C512 has two modes, namely data
read mode and standby mode, controlled by
CE/
CE/OE1/OE1 and OE/OE/NC inputs.
•
Standby mode
The HT23C512 has lower current consumption,
controlled by the chip enable input (CE/
When a low/high level is applied to the CE /
input regardless of the output enable
(OE/
OE/NC) states, the chip will enter the
standby mode.
CE).
CE
•
Data read mode
When both the chip enable (CE/
and the out put en able ( OE/
the chip is in data read mode. Otherwise,
active CE/
in deselect mode. The output will remain in
Hi-Z state.
CE and inactive OE /OE/NC result
Timing Diagrams
•
Propagation delay due to address (CE/CE/OE1/OE1 and OE/OE are active)
HT23C512
CE/OE/OE1)
OE/NC) are active,
•
Propagation delay due to chip enable and output enable (address valid)
524th Aug ’98
Page 6
Characteristic Curves
HT23C512
624th Aug ’98
Page 7
HT23C512
724th Aug ’98
Page 8
HT23C512 MASK ROM ORDERING SHEET
Custom:
Input Medium:
EPROM DISK File (Mail Address: romfile@holtek.com.tw) OTHER
HT23C512
User No.Type/Ref. NameQ’tyCheck Sum
Control Pin and Package Form Option:
(a) 28 Pin Type Pin 20 :
Pin 22:
(b) Package For m:
Companion User No.
Package Marking :
Delivery Date : Q’ty:
CUSTOM CONFIRMED BY :
(1) CE (2) CE (3) OE1 (4) OE1
(1) OE (2) OE (3) NC
(1) Chip Form (2) 28 DIP (3) 28 SOP
Memory Address
StartEnd
(NAME, DATE, POSITION & CO. CHOP)
HOL TEK CONFI RMED BY:
(SALES) (SALES MANAGER)
824th Aug ’98
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.