Datasheet CXP81100 Datasheet (Sony)

– 1 –
CXP81100
E94X09-ST
CMOS 8-bit Single Chip Microcomputer
Description
The CXP81100 is a CMOS 8-bit single chip micro­computer of piggyback/evaluator combined type, which is developed for evaluating the function of the CXP81120/81124.
Features
A wide instruction set (213 instructions) which cover
various types of data
— 16-bit operation/multiplication and division/
boolean bit operation instructions
Minimum instruction cycle 333ns at 12MHz operation (3.0 to 5.5V)
250ns at 16MHz operation (4.5 to 5.5V)
Applicable EPROM LCC type 27C128, LCC type 27C256
(Maximum 24Kbytes are available.)
Incorporated RAM capacity 832bytes
Peripheral functions
— A/D converter 8-bit, 8-channel, successive approximation method
(Conversion time of 20µs/16MHz)
— Serial interface Incorporated buffer RAM (Auto transfer for 1 to 32bytes),
1channel Incorporated 8-bit, 8-stage FIFO (Auto transfer for 1 to 8bytes), 1channel
— Timer 8-bit timer
8-bit timer/counter 19-bit time base timer
— PWM output 12bits, 2channels
(repetitive frequency 62.5kHz/16MHz)
Interruption 10 factors, 10 vectors, multi-interruption possible
Standby mode SLEEP/STOP
Package 64-pin ceramic PQFP Note) Mask option depends on the type of the CXP81100. Refer to the Products List for details.
Structure
Silicon gate CMOS IC
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
64 pin PQFP (Ceramic)
– 2 –
CXP81100
Pin Assigument in Piggyback Mode
Note) 1. NC (Pin 56) is always connected to VDD.
2. VSS (Pins 26 and 58) are both connected to GND.
3. MP (Pin 23) is always connected to GND.
PB5
PB4
PB3
PB2
PB1
PB0
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
MP
XTAL
EXTAL
Vss
RST
CS0
SI0
SO0
SCK0
AVss
A8 A9 A11 NC OE A10 CE D7 D6
A6 A5 A4 A3 A2 A1 A0
NC
D0
A7
A12
A15
NC
V
DD
A14
A13
D1
D2
GND
NC
D3
D4
D5
25
26
27
28
29
30
40 39 38 37
36 35 34
31
32
33
41
42
43
44
45
46
47
48
49
50
51
2
3
4
5 6 7 8
9 10 11 12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
1
2 3 4 5 6 7 8
9 10 11 12
13 14 15 16 17 18 19
1
PG3/TO PG4 PG5/SCK1 PG6/SO1 PG7/SI1/INT1 PE0/INT0 PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 AVDD AVREF
20
21
22
23
24
PB6
PB7
PA0
PA1
PA2
PA3
Vss
V
DD
NC
PA4
PA5
PA6
PA7
52
53
54
55
56
57
58
59
60
63
64
61
62
– 3 –
CXP81100
Pin Assigument in Evaluator Mode
Note) 1. NC (Pin 56) is always connected to VDD.
2. VSS (Pins 26 and 58) are both connected to GND.
3. MP (Pin 23) is always connected to GND.
PB5 PB4 PB3 PB2 PB1 PB0 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 PD7 PD6 PD5 PD4 PD3
PD2
PD1
PD0
MP
XTAL
EXTAL
Vss
RST
CS0
SI0
SO0
SCK0
AVss
25
26
27
28
29
30
40 39 38 37
36 35 34
31
32
33
41
42
43
44
45
46
47
48
49
50
51
2 3 4 5 6 7 8
9 10 11 12
13 14 15 16 17 18 19
1
PG3/TO PG PG5/SCK1 PG6/SO1 PG7/SI1/INT1 PE0/INT0 PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7 AVDD AVREF
20
21
22
23
24
PB6
PB7
PA0
PA1
PA2
PA3
Vss
V
DD
NC
PA4
PA5
PA6
PA7
52
53
54
55
56
57
58
59
60
63
64
61
62
A8 A9 A11 NC HALT A10 E/P I/T MON
A6/D6 A5/D5 A4/D4 A3/D3 A2/D2 A1/D1 A0/D0
NC RD
A7/D7
A12
A15
NC
V
DD
A14
A13
WR
SYNC
GND
NC
C2
C1
RST
2
3
4
5
6
7
8
9 10 11 12 13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
1
– 4 –
CXP81100
75
EPROM Read Timing (Ta=–20 to +75°C, VDD=3.0 to 5.5V, Vss=0V reference)
Address data hold time
Address data input delay time
Item Symbol Pin Min. Max. Unit
tIH
tACC
A0 to A15
D0 to D7
A0 to A15
D0 to D7
0
ns
ns
tACC tIH
0.8VDD
0.8VDD
0.2VDD
0.2VDD
Input data
Address data
A0 to A15
D0 to D7
Products List
At 12MHz operation (VDD=3.0 to 5.5V), At 16MHz operation (VDD=4.5 to 5.5V)
Products
Package ROM capacity Pull-up resistor for reset pin Power on reset circuit
CXP81120
Mask productOption item
64-pin plastic LQFP
Existent/Non-existent Existent/Non-existent
CXP81124
20K bytes 24K bytes
Piggyback/evaluator product
CXP81100-U01Q
64-pin ceramic PQFP
EPROM 24K bytes
Existent Existent
– 5 –
CXP81100
Piggyback mode/evaluator mode can be switched as shown below.
Piggyback
mode
Piggyback/evaluator product Evaluator
mode
Pin 1 marking
Note)
CPU probe
Note) Evaluation cap should be connected to CPU probe.
Note) Evaluation cap should be connected to CPU probe.
LCC type EPROM
Pin 1 marking
Pin 1 index
Package Outline Unit : mm
SONY CODE EIAJ CODE JEDEC CODE
PACKAGE STRUCTURE
PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT
CERAMIC GOLD PLATING 42 ALLOY
3.57 ± 0.36
0.15 – 0.02
+ 0.05
9.8 MAX
12.02
14.22
18.12 ± 0.2
1.27 ± 0.13
0.3
33
51
19
1
20 32
64 52
15.58 ± 0.2
11.66
9.48
4.5
6.0
16.3 ± 0.2
18.7 ± 0.5
24.7 ± 0.5
22.3 ± 0.25
0.4 ± 0.08
1.0 ± 0.05
INDEX
PIN No. 1 INDEX
1.3 ± 0.3
0.75
0.6
0.9
1.05
0.7
32 20
52 64
1
19
51
33
PIN No.1 INDEX
64PIN PQFP (CERAMIC)
PQFP-64C-L02 AQFP064-C-0000-B
5.2g
Loading...