5
4
3
2
1
AA55K-M1S Model Name:A55MLC2
PAGE
1
D
2
3
4
5
6-11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
5
CONTENTS
COVER
BLOCK DIAGRAM
POWER DELIVERY
CLOCK DISTRIBUTION
REVISION HISTROY
SKT SKT 905 FM1
DDR3 DIMM A1
DDR3 DIMM B1
FCH-PCIE/PCI/APU/LPC/CK
FCH-ACPI/GPIO/USB/AZ
FCH-SATA/HWM/SPI/VGA
FCH-POWER/CAP
FCH-STRAPS
CRT
PCI-E 16X SLOT
PCI-E 1X SLOT
USB CONN
CODEC ALC662
AUDIO CONNECTOR
SUPER I/O ITE8772E
FAN CONTROL
COM CONNECTOR/PS2
ATX PWR/FRONT PANEL
OVER VOLTAGE
FRONT USB
PWRGD / MISC DC-DC
VCC_CORE-ISL6328
MEMORY POWER/EUP
APU VDDPR/FCH POWER
LAN RTL8105E/RTL8111F
BOM
2012/05/25
CPU:
System
Chipset:
Main
Memory:
Onboard Device:
Power solution:
Expansion Slots:
REAR I/O:
Front I/O:
4
AMD FM1
HUDSON-D2 A55
Dual Channel/DDR-III*2(Max 16GB) 800/1066/1333/1600/1866
Super I/O:IT8772E
LAN : RTL8105EL
HD Codec:ALC662 3 jacks
CPU Voltage Regulators:3phase by ISL6328
VDDNB voltage Regulators:1phase by ISL6328
APU_VDDR/P_RUN voltage Regulators:LDO
DDR voltage Regulators:1Phase by UPI1514
PCI EXPRESS 16X SLOT*1
PCI EXPRESS 1X SLOT*1
PS/2 KBMS*1
VGA Port*1
2 layer USB2.0 (2.0)*1
2 layer USB2.0 (2.0)+ RJ45 Ports*1
Audio Jackets 3jets*1
SATA2 Connectors*4
USB2.0 Header*2
CPU FAN*1
System1 FAN*1
Serial header*1
Front Audio Header*1
Front Panel Header*1
REV 7.1
3
HW Engineer:
Date:
Date: HW Leader1:
BIOSTAR'S PROPRIETARY INFORMATION
◇◆
Any unauthorized use, reproduction,
◇
duplication, or disclosure of this
document will be subject to the
applicable civil and/or criminal
penalties.
◆
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
COVER
COVER
COVER
AA55K-M1S
AA55K-M1S
AA55K-M1S
1
7.1
7.1
1 36 Friday, May 25, 2012
1 36 Friday, May 25, 2012
1 36 Friday, May 25, 2012
7.1
5
D
X16 GFX
DT SLOT
4
PCIE GEN2 X8(Upper APU Lanes)
3
DP1
AMD
Fusion
Llano FM1
FM1 SOCKET 905 PIN
uFCPGA
DX10.1 IGP
DISPLAY PORT X4
1X16 PCIE GFX I/F
4X1 PCIE GPP I/F
4X1 PCIE I/F WITH HUDSON-D1
Channel A
128bit
Channel B
PCIE GEN2
X4
2
UNBUFFERED DDRIII
DIMM1
UNBUFFERED DDRIII
DIMM2
1
USB-7
CONN
USB-6
CONN
5
USB-5
CONN Header
USB-4
CONN
USB-3
USB-2
Header
4
USB-1
Header
USB-0
Header
PEX1 SLOT
SPI ROM
BOOT
STRAPS
ROM
VGA
CONN
USB2.0
PCIE
GEN2
SPI I/F
I2C I/F
FCH
USB2.0 (14)+USB1.1 (2)
SATA III (6)
HUDSON-D2
INT CLK GEN
GB MAC
HW MONITOR
PCI/PCI BDGE
INT RTC
HD AUDIO
EC
SPI I/F
ACPI 1.1
LPC I/F
4X1 PCIE GEN2 I/F
3
HD AUDIO I/F
PCIE X1
SATAII I/F
AZALIA
CODEC
LAN
SATA CON
2
Speaker header
Headphone & SPDIF JACK
MIC jack Array
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
AA55K-M1S
AA55K-M1S
AA55K-M1S
1
7.1
7.1
2 36 Tuesday, May 22, 2012
2 36 Tuesday, May 22, 2012
2 36 Tuesday, May 22, 2012
7.1
APU
PW
12V
+/-5%
APUVRM_ATX12V
+12V_RUN +12V +12V
+5V_RUN
+5V_SB
+5V_RUN
+3.3V_RUN
+3.3V_RUN
+3.3VSB
REGULATOR
ACPI CONTROLLER
4
UPI1514
REGULATOR
+3.3V_ALW(S0,S1,S3,S4,S5)
+5V_ALW(S0,S1,S3,S4,S5)
3
REGULATOR
APU_VDDIO_SUS APU_VTT_SUS DDR III DIMM
LDO POWER
+3.3V_ALW +3.3V_ALW
+3.3V_ALW 1.1V LDO
0.75V Divider
1/2 vddio
+2.5V APU_VDDA_RUN(S0,S1)
VRM ISL6328
REGULATOR
LDO POWER
+1.1V_RUN(S0,S1)
APU_VDD_RUN
APU_VDDNB_RUN
+12V
UP0109
APU_VTT_SUS 2A
0.001R_1W
+1.1V_ALW
2
APU_VDD_RUN(S0,S1)
APU_VDDNB_RUN(S0,S1)
APU_VDDIO_SUS(S0,S1,S3)
APU_VDDP_RUN(S0,S1,)
SEPARATR VDDP PW
0.001R_1W
APU_VDDR_RUN(S0,S1,)
SEPARATR VDDR PW
+3.3V_RUN
+3.3V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_ALW
+3.3V_ALW
+1.1V_ALW
+3.3V_ALW
+1.1V_ALW
+3.3V_ALW
+3.3V_ALW
+3.3V_ALW
+1.1V_ALW
VDDCR/AN_11_SUSB_S 500mA
1
APU FM1
VDDA 2.5V(1.8-2.7V) 0.5A
VDD CORE 0.8V-2.0V /120A
VDDNB 1.2V /20A
DDR III MEM I/F
VDDIO 0.8-2.3V 30A
DDRP
1.2V 5A
DDRR
1.2V 5A
FCH HUDSON-D2
VDDPL_11_DAC 20mA
VDDIO_33_PCIGP 300mA
VDDAN_11_ML 100mA
VDDPL_33_*_RUN 320mA
VDDCR_11 500mA
VDDAN_11_SATA 700mA
VDDAN_11_CLK 400mA
VDDAN_11_PCIE 900mA
VDDPL_33_*_ALW 34mA
VDDIO_33_GBE_S 1mA
VDDCR/AN_11_USB_S 52mA
VDDIO_GBE_S 200mA
VDDCR_11_GBE_S 100mA
VDDAN_33_USB_S 130mA
VDDXL_33_S 6mA
VDDIO_33_S 30mA
VDDCR_11_S 100mA
5V
+/-5%
5
-12V
12V
3.3V
+/-5%
+3.3V _RUN 2.5V SHUNT
+/-5%
+/-5%
ATX P/S WITH 1A STBY CURRENT
5VSB
+/-5%
D D
C C
B B
+3.3V_ALW
PCI SLOT
5V 5A
3.3V 7.6A
3.3Vaux 0.375A
12V 0.5A
-12V 0.1A
X1 PCIE per
+3.3V 3.0A
3.3Vaux 0.1A
12V 0.5A
X16 PCIE
3.3V 3.0A
12V 5.5A
X8 PCIE
3.3V 3.0A
12V 5.5A
+3.3V_ALW
+5V_ALW
X4 PCIE
+3.3V 3.0A
3.3Vaux 0.1A
12V 0.5A
+5V
5V_DUAL
3A
+5V_ALW Not enabled
LDO POWER
Default
USB2.0 X6 RL USB2.0 X10 RL
+5V
5V_DUAL
3A
LAN PHY
+3.3V 271mA
AZALIA CODEC CON
3.3V VDDIO
3.3V CORE 0.3A
5V ANALOG 0.1A
A A
+3.3V_ALW
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
5
4
3
2
POWER DELIVERY
POWER DELIVERY
POWER DELIVERY
AA55K-M1S
AA55K-M1S
AA55K-M1S
3 36 Tuesday, May 22, 2012
3 36 Tuesday, May 22, 2012
3 36 Tuesday, May 22, 2012
1
7.1
7.1
7.1
5
4
3
2
1
1 PAIR CPU CLK
DIMMB1 DIMMA1
100MHZ
1 PAIR DISP CLK
100MHZ
D D
APU_CLK
DISP_CLK
PCI CLK0
33MHZ
PCI CLK2
33MHZ
PCI SLOT 1 /NI
AMD
2 PAIR MEM CLK
AMD
FM1
APU
C C
B B
2 PAIR MEM CLK
1 PAIR CPU CLK
100MHZ
1 PAIR DISP CLK
100MHZ
EXTERNAL
CLK GEN.
PCIE GFX CLK
100MHZ
PCIE GPP CLK
100MHZ
PCIE GPP CLK
100MHZ
PCIE GPP CLK
100MHZ
USB CLK
48MHZ
PCIE GFX SLOT 1 - 16 LANES
PCIE GPP SLOT 1 - 1 LANE
PCIE GPP SLOT 2 - 4 LANES
PCIE GBE
25MHZ OSC INPUT
GFX Ref clock
100MHZ
GPP Ref clock
100MHZ
GPP Ref clock
100MHZ
GPP Ref clock
100MHZ
SATA
25MHz
Hudson-D2
SLT_GFX_CLK
GPP_CLK0
GPP_CLK1
GPP_CLK2
USB_CLK
AZ_BIT_CLK
24MHZ
LPC_CLK0
33MHZ
SPI CLK
33MHZ
25MHz
TPM
SPI ROM
SUPER IO
HD AUDIO
SIO CLK
48MHZ
14.318MHz
32.768KHz
A A
External clock mode
Internal clock mode
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
CLOCK DISTRIBUTION
CLOCK DISTRIBUTION
CLOCK DISTRIBUTION
AA55K-M1S
AA55K-M1S
AA55K-M1S
4 36 Tuesday, May 22, 2012
4 36 Tuesday, May 22, 2012
4 36 Tuesday, May 22, 2012
1
7.1
7.1
7.1
5
4
1.Change FCH to A13 B3 version
2.Colay Lan Chip RTL8111F to VER 7.1
D
3
2
1
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
5
4
3
2
REVISION HISTORY
REVISION HISTORY
REVISION HISTORY
AA55K-M1S
AA55K-M1S
AA55K-M1S
5 36 Tuesday, May 22, 2012
5 36 Tuesday, May 22, 2012
5 36 Tuesday, May 22, 2012
1
7.1
7.1
7.1
CPU1H
P_GFX_RXP0
P_GFX_RXN0
P_GFX_RXP1
P_GFX_RXN1
P_GFX_RXP2
P_GFX_RXN2
P_GFX_RXP3
P_GFX_RXN3
P_GFX_RXP4
P_GFX_RXN4
P_GFX_RXP5
P_GFX_RXN5
P_GFX_RXP6
P_GFX_RXN6
P_GFX_RXP7
P_GFX_RXN7
P_GFX_RXP8
P_GFX_RXN8
P_GFX_RXP9
P_GFX_RXN9
P_GFX_RXP10
P_GFX_RXN10
P_GFX_RXP11
P_GFX_RXN11
P_GFX_RXP12
P_GFX_RXN12
P_GFX_RXP13
P_GFX_RXN13
P_GFX_RXP14
P_GFX_RXN14
P_GFX_RXP15
P_GFX_RXN15
P_GPP_RXP0
P_GPP_RXN0
P_GPP_RXP1
P_GPP_RXN1
P_GPP_RXP2
P_GPP_RXN2
P_GPP_RXP3
P_GPP_RXN3
P_UMI_RXP0
P_UMI_RXN0
P_UMI_RXP1
P_UMI_RXN1
P_UMI_RXP2
P_UMI_RXN2
P_UMI_RXP3
P_UMI_RXN3
P_ZVDDP
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
CPU1H
PCI EXPRESS
PCI EXPRESS
P_GFX_TXP10
P_GFX_TXN10
P_GFX_TXP11
P_GFX_TXN11
P_GFX_TXP12
P_GFX_TXN12
P_GFX_TXP13
P_GFX_TXN13
P_GFX_TXP14
P_GFX_TXN14
P_GFX_TXP15
P_GFX_TXN15
GPP GRAPHICS
GPP GRAPHICS
UMI_LINK
UMI_LINK
3
P_GFX_TXP0
P_GFX_TXN0
P_GFX_TXP1
P_GFX_TXN1
P_GFX_TXP2
P_GFX_TXN2
P_GFX_TXP3
P_GFX_TXN3
P_GFX_TXP4
P_GFX_TXN4
P_GFX_TXP5
P_GFX_TXN5
P_GFX_TXP6
P_GFX_TXN6
P_GFX_TXP7
P_GFX_TXN7
P_GFX_TXP8
P_GFX_TXN8
P_GFX_TXP9
P_GFX_TXN9
P_GPP_TXP0
P_GPP_TXN0
P_GPP_TXP1
P_GPP_TXN1
P_GPP_TXP2
P_GPP_TXN2
P_GPP_TXP3
P_GPP_TXN3
P_UMI_TXP0
P_UMI_TXN0
P_UMI_TXP1
P_UMI_TXN1
P_UMI_TXP2
P_UMI_TXN2
P_UMI_TXP3
P_UMI_TXN3
P_ZVSS
AE2
AE1
AE4
AE5
AD2
AD3
AC2
AC1
AC4
AC5
AB2
AB3
AA2
AA1
AA4
AA5
Y2
Y3
W2
W1
W4
W5
V2
V3
U2
U1
U4
U5
T2
T3
R2
R1
AH2
AH3
AG2
AG1
AG4
AG5
AF2
AF3
AK8
AK9
AL7
AL8
AK5
AK6
AJ7
AJ8
J6
GFX_TX0PP
GFX_TX1PP
GFX_TX1NN
GFX_TX2PP
GFX_TX3PP
GFX_TX3NN
GFX_TX4PP
GFX_TX4NN
GFX_TX5PP
GFX_TX6PP
GFX_TX7PP
GFX_TX7NN
GFX_TX8PP
GFX_TX9PP
GFX_TX10PP
GFX_TX11PP
GFX_TX11NN
GFX_TX12PP
GFX_TX12NN
GFX_TX13PP
GFX_TX13NN
GFX_TX14PP
GFX_TX15PP
GFX_TX15NN
P_UMI_TX0P
P_UMI_TX1P
P_UMI_TX1N
P_UMI_TX2P
P_UMI_TX2N
P_UMI_TX3P
CC1 0.1UF 16V X7R 0402 CC1 0.1UF 16V X7R 0402
CC3 0.1UF 16V X7R 0402 CC3 0.1UF 16V X7R 0402
CC5 0.1UF 16V X7R 0402 CC5 0.1UF 16V X7R 0402
CC7 0.1UF 16V X7R 0402 CC7 0.1UF 16V X7R 0402
CC9 0.1UF 16V X7R 0402 CC9 0.1UF 16V X7R 0402
CC11 0.1UF 16V X7R 0402 CC11 0.1UF 16V X7R 0402
CC13 0.1UF 16V X7R 0402 CC13 0.1UF 16V X7R 0402
CC15 0.1UF 16V X7R 0402 CC15 0.1UF 16V X7R 0402
CC17 0.1UF 16V X7R 0402 CC17 0.1UF 16V X7R 0402
CC19 0.1UF 16V X7R 0402 CC19 0.1UF 16V X7R 0402
CC21 0.1UF 16V X7R 0402 CC21 0.1UF 16V X7R 0402
CC23 0.1UF 16V X7R 0402 CC23 0.1UF 16V X7R 0402
CC25 0.1UF 16V X7R 0402 CC25 0.1UF 16V X7R 0402
CC27 0.1UF 16V X7R 0402 CC27 0.1UF 16V X7R 0402
CC29 0.1UF 16V X7R 0402 CC29 0.1UF 16V X7R 0402
CC31 0.1UF 16V X7R 0402 CC31 0.1UF 16V X7R 0402
CC33 0.1UF 16V X7R 0402 CC33 0.1UF 16V X7R 0402
CC35 0.1UF 16V X7R 0402 CC35 0.1UF 16V X7R 0402
CC37 0.1UF 16V X7R 0402 CC37 0.1UF 16V X7R 0402
CC39 0.1UF 16V X7R 0402 CC39 0.1UF 16V X7R 0402
CR2 196 1% 0402 CR2 196 1% 0402
2
CC2 0.1UF 16V X7R 0402 CC2 0.1UF 16V X7R 0402
CC4 0.1UF 16V X7R 0402 CC4 0.1UF 16V X7R 0402
CC6 0.1UF 16V X7R 0402 CC6 0.1UF 16V X7R 0402
CC8 0.1UF 16V X7R 0402 CC8 0.1UF 16V X7R 0402
CC10 0.1UF 16V X7R 0402 CC10 0.1UF 16V X7R 0402
CC12 0.1UF 16V X7R 0402 CC12 0.1UF 16V X7R 0402
CC14 0.1UF 16V X7R 0402 CC14 0.1UF 16V X7R 0402
CC16 0.1UF 16V X7R 0402 CC16 0.1UF 16V X7R 0402
CC18 0.1UF 16V X7R 0402 CC18 0.1UF 16V X7R 0402
CC20 0.1UF 16V X7R 0402 CC20 0.1UF 16V X7R 0402
CC22 0.1UF 16V X7R 0402 CC22 0.1UF 16V X7R 0402
CC24 0.1UF 16V X7R 0402 CC24 0.1UF 16V X7R 0402
CC26 0.1UF 16V X7R 0402 CC26 0.1UF 16V X7R 0402
CC28 0.1UF 16V X7R 0402 CC28 0.1UF 16V X7R 0402
CC30 0.1UF 16V X7R 0402 CC30 0.1UF 16V X7R 0402
CC32 0.1UF 16V X7R 0402 CC32 0.1UF 16V X7R 0402
CC34 0.1UF 16V X7R 0402 CC34 0.1UF 16V X7R 0402
CC36 0.1UF 16V X7R 0402 CC36 0.1UF 16V X7R 0402
CC38 0.1UF 16V X7R 0402 CC38 0.1UF 16V X7R 0402
CC40 0.1UF 16V X7R 0402 CC40 0.1UF 16V X7R 0402
GFX_TX0P
GFX_TX0N GFX_TX0NN
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N GFX_TX2NN
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N GFX_TX5NN
GFX_TX6P
GFX_TX6N GFX_TX6NN
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N GFX_TX8NN
GFX_TX9P
GFX_TX9N GFX_TX9NN
GFX_TX10P
GFX_TX10N GFX_TX10NN
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N GFX_TX14NN
GFX_TX15P
GFX_TX15N
UMI_APU_FCH_TX0P UMI_FCH_APU_RX0P
UMI_APU_FCH_TX0N P_UMI_TX0N
UMI_APU_FCH_TX1P
UMI_APU_FCH_TX1N
UMI_APU_FCH_TX2P
UMI_APU_FCH_TX2N
UMI_APU_FCH_TX3P
UMI_APU_FCH_TX3N P_UMI_TX3N
GFX_TX0P20
GFX_TX0N20
GFX_TX1P20
GFX_TX1N20
GFX_TX2P20
GFX_TX2N20
GFX_TX3P20
GFX_TX3N20
GFX_TX4P20
GFX_TX4N20
GFX_TX5P20
GFX_TX5N20
GFX_TX6P20
GFX_TX6N20
GFX_TX7P20
GFX_TX7N20
GFX_TX8P20
GFX_TX8N20
GFX_TX9P20
GFX_TX9N20
GFX_TX10P20
GFX_TX10N20
GFX_TX11P20
GFX_TX11N20
GFX_TX12P20
GFX_TX12N20
GFX_TX13P20
GFX_TX13N20
GFX_TX14P20
GFX_TX14N20
GFX_TX15P20
GFX_TX15N20
UMI_APU_FCH_TX0P 14
UMI_APU_FCH_TX0N 14
UMI_APU_FCH_TX1P 14
UMI_APU_FCH_TX1N 14
UMI_APU_FCH_TX2P 14
UMI_APU_FCH_TX2N 14
UMI_APU_FCH_TX3P 14
UMI_APU_FCH_TX3N 14
1
5
GFX_RX0P 20
GFX_RX0N 20
GFX_RX1P 20
GFX_RX1N 20
GFX_RX2P 20
GFX_RX2N 20
GFX_RX3P 20
GFX_RX3N 20
GFX_RX4P 20
GFX_RX4N 20
D D
C C
GFX_RX5P 20
GFX_RX5N 20
GFX_RX6P 20
GFX_RX6N 20
GFX_RX7P 20
GFX_RX7N 20
GFX_RX8P 20
GFX_RX8N 20
GFX_RX9P 20
GFX_RX9N 20
GFX_RX10P 20
GFX_RX10N 20
GFX_RX11P 20
GFX_RX11N 20
GFX_RX12P 20
GFX_RX12N 20
GFX_RX13P 20
GFX_RX13N 20
GFX_RX14P 20
GFX_RX14N 20
GFX_RX15P 20
GFX_RX15N 20
UMI_FCH_APU_RX0P 14
UMI_FCH_APU_RX0N 14
UMI_FCH_APU_RX1P 14
UMI_FCH_APU_RX1N 14
UMI_FCH_APU_RX2P 14
UMI_FCH_APU_RX2N 14
UMI_FCH_APU_RX3P 14
UMI_FCH_APU_RX3N 14
GFX_RX0P
GFX_RX0N
GFX_RX1P
GFX_RX1N
GFX_RX2P
GFX_RX2N
GFX_RX3P
GFX_RX3N
GFX_RX4P
GFX_RX4N
GFX_RX5P
GFX_RX5N
GFX_RX6P
GFX_RX6N
GFX_RX7P
GFX_RX7N
GFX_RX8P
GFX_RX8N
GFX_RX9P
GFX_RX9N
GFX_RX10P
GFX_RX10N
GFX_RX11P
GFX_RX11N
GFX_RX12P
GFX_RX12N
GFX_RX13P
GFX_RX13N
GFX_RX14P
GFX_RX14N
GFX_RX15P
GFX_RX15N
UMI_FCH_APU_RX0N
UMI_FCH_APU_RX1P
UMI_FCH_APU_RX1N
UMI_FCH_APU_RX2P
UMI_FCH_APU_RX2N
UMI_FCH_APU_RX3P
UMI_FCH_APU_RX3N
APU_VDDP_B_RUN
4
AF8
AF9
AE7
AE8
AD5
AD6
AD8
AD9
AC7
AC8
AB5
AB6
AB8
AB9
AA7
AA8
Y5
Y6
Y8
Y9
W7
W8
V5
V6
V8
V9
U7
U8
T5
T6
T8
T9
AH5
AH6
AH8
AH9
AG7
AG8
AF5
AF6
AL5
AL4
AK3
AK2
AJ2
AJ1
AJ4
APU_PCIE_P_ZVDD APU_PCIE_P_ZVSS
CR1
CR1
196 1% 0402
196 1% 0402
AJ5
J7
Place Within 1.5"from APU Place Within 1.5"from APU
196 OHM for DG requried 196 OHM for DG requried
B B
A A
Title
Title
BIOSTAR STANDARD
NO:2011_AMD_FM1_01
2011-03-21
5
4
3
2
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
SKT 905 FM1 PCIE
SKT 905 FM1 PCIE
SKT 905 FM1 PCIE
AA55K-M1S
AA55K-M1S
AA55K-M1S
1
7.1
7.1
6 36 Friday, May 25, 2012
6 36 Friday, May 25, 2012
6 36 Friday, May 25, 2012
7.1
5
D D
APU_VDDIO_SUS
CR4 1K 0402 CR4 1K 0402
CR5 1K 0402 CR5 1K 0402
CR6 1K 0402 CR6 1K 0402
CR7 1K 0402 CR7 1K 0402
CR53 300 0402 CR53 300 0402
CR54 300 0402 CR54 300 0402
CR55 300 0402 CR55 300 0402
CR56 300 0402 CR56 300 0402
CR8 1K 0402 CR8 1K 0402
CR28 1K 0402 CR28 1K 0402
CR34 1K 0402 CR34 1K 0402
CR35 1K 0402 CR35 1K 0402
+3.3V_DUAL
APU_VDDIO_SUS
CR40 10K 0402 CR40 10K 0402
CR41 10K 0402 CR41 10K 0402
R70 10K 0402 /NI R70 10K 0402 /NI
R72 10K 0402 /NI R72 10K 0402 /NI
CR31 10K 0402 CR31 10K 0402
C C
B B
APU_SIC
APU_SID
APU_SVC
APU_SVD
FCH_APU_RST#
APU_PG
APU_PROCHOT#
APU_DBREQ#
APU_THERMTRIP#
APU_ALERT#
APU_TRST#
FCH_DMA_ACTIVE#
FM1R1
APU_TDI
APU_TCK
APU_TMS APU_DBRDY
APU_TDO
APU_DBRDY
CR32
CR32
10K 0402
10K 0402 CQ1
APU_THERMTRIP#_B
APU_THERMTRIP#
For VGA
APU_VDDNB_FB_H 32
APU_VDD_FB_H 32
APU_VDD_FB_L 32
APU_VDDNB_FB_L 32
CQ1
2N3904 SOT23
2N3904 SOT23
B
E
C
4
DP1_TX0P 16
DP1_TX0N 16
DP1_TX1P 16
DP1_TX1N 16
DP1_TX2P 16
DP1_TX2N 16
DP1_TX3P 16
DP1_TX3N 16
APU_CLKP 14
APU_CLKN 14
APU_DISP_CLKP 14
APU_DISP_CLKN 14
APU_SVC 32
APU_SVD 32
APU_SIC 25
APU_SID 25
FCH_APU_RST# 14
APU_PG 14,32
APU_PROCHOT# 14,25
CR29 ISEN_SHORT /NI CR29 ISEN_SHORT /NI
CR30 ISEN_SHORT /NI CR30 ISEN_SHORT /NI
+3.3V_DUAL APU_VDDIO_SUS
APU_THERMTRIP#: 10-4-10
CR33
CR33
10K 0402
10K 0402
FCH_THERMTRIP# 15
CC42 0.1UF 16V X7R 0402 CC42 0.1UF 16V X7R 0402
CC52 0.1UF 16V X7R 0402 CC52 0.1UF 16V X7R 0402
CC53 0.1UF 16V X7R 0402 CC53 0.1UF 16V X7R 0402
CC54 0.1UF 16V X7R 0402 CC54 0.1UF 16V X7R 0402
CC55 0.1UF 16V X7R 0402 CC55 0.1UF 16V X7R 0402
CC56 0.1UF 16V X7R 0402 CC56 0.1UF 16V X7R 0402
CC57 0.1UF 16V X7R 0402 CC57 0.1UF 16V X7R 0402
CC58 0.1UF 16V X7R 0402 CC58 0.1UF 16V X7R 0402
APU_SVC
APU_SVD
APU_SIC
APU_SID
FCH_APU_RST#
APU_PG
APU_PROCHOT#
APU_THERMTRIP#
APU_ALERT#
APU_TDI
APU_TDO
APU_TCK
APU_TMS
APU_TRST#
APU_DBREQ#
VSS_SENSE
VGA HPD CONTROL
DP1_TX0P_APU
DP1_TX0N_APU
DP1_TX1P_APU
DP1_TX1N_APU
DP1_TX2P_APU
DP1_TX2N_APU
DP1_TX3P_APU
DP1_TX3N_APU
3
ANALOG/DISPLAY/MISC
ANALOG/DISPLAY/MISC
M2
DP0_TXP0
M3
DP0_TXN0
L2
DP0_TXP1
L1
DP0_TXN1
L4
DP0_TXP2
L5
DP0_TXN2
K2
DP0_TXP3
K3
DP0_TXN3
R4
DP1_TXP0
R5
DP1_TXN0
P2
DP1_TXP1
P3
DP1_TXN1
N2
DP1_TXP2
N1
DP1_TXN2
N4
DP1_TXP3
N5
DP1_TXN3
AL12
CLKIN_H
AK12
CLKIN_L
AH12
DISP_CLKIN_H
AG12
DISP_CLKIN_L
A8
SVC
B8
SVD
AF10
SIC
AG10
SID
AJ13
RESET_L
AG11
PWROK
AL14
PROCHOT_L
AK14
THERMTRIP_L
AD10
ALERT_L
E9
TDI
G10
TDO
E8
TCK
D8
TMS
F10
TRST_L
D7
DBRDY
F8
DBREQ_L
E11
RSVD_1
H9
RSVD_2
K23
RSVD_3
K25
RSVD_4
AF13
RSVD_5
B5
VDDP_SENSE
A6
VDDNB_SENSE
B6
VDDIO_SENSE
C7
VDD_SENSE
A5
VDDR_SENSE
C6
VSS_SENSE
APU_VDDIO_SUS
CPU1C
CPU1C
DP_AUX_ZVSS
DP_VARY_BL
DISPLAY
PORT 0
DISPLAY
PORT 0
DISPLAY PORT
DISPLAY PORT
DISPLAY
PORT 1
DISPLAY
PORT 1
CLK
CLK
SER.
SER.
CTRL
CTRL
RSVD JTAG
RSVD JTAG
SENSE
SENSE
DMAACTIVE_L
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
DP_BLON
DP_DIGON
DP0_AUXP
DP0_AUXN
DP1_AUXP
DP1_AUXN
DP2_AUXP
DP2_AUXN
DP3_AUXP
DP3_AUXN
DP4_AUXP
DP4_AUXN
MISC.
MISC.
DP5_AUXP
DP5_AUXN
DP0_HPD
DP1_HPD
DP2_HPD
DP3_HPD
DP4_HPD
DP5_HPD
THERMDA
THERMDC
TEST
TEST
TEST25_H
TEST25_L
TEST28_H
TEST28_L
TEST30_H
TEST30_L
TEST32_H
TEST32_L
TEST2
TEST3
TEST6
TEST9
TEST10
TEST12
TEST14
TEST15
TEST16
TEST17
TEST18
TEST19
TEST20
TEST21
TEST22
TEST23
TEST24
TEST31
TEST35
FM1R1
?
?
DP_AUX_ZVSS
J9
G9
G7
H8
K6
K8
L7
L8
R7
R8
P8
P9
N7
N8
M8
M9
K9
K5
P5
P6
M5
M6
AH14
AG14
AB23
AC24
AG13
D10
C10
F6
D9
C9
B9
A9
E4
F5
D4
D5
E5
F7
E6
AE11
AD11
G5
G6
AD14
AE14
AG31
AE13
AD13
A7
AC12
AF11
2
CR3 150 1% 0402 CR3 150 1% 0402
DP1_AUXP
DP1_AUXN
DP1_HPD_C
DP2_HPD_C
DP3_HPD_C
DP4_HPD_C
DP5_HPD_C
APU_TEST9_ANALOGIN
APU_TEST12_SCANSHIFTEND
APU_TEST18_PLLTEST1
APU_TEST19_PLLTEST0
APU_TEST20_SCANCLK2
APU_TEST21_SCANEN
APU_TEST22_SCANSHIFTEN
APU_TEST24_SCANCLK1
APU_TEST25_H_BYPASSCLK_H
APU_TEST25_L_BYPASSCLK_L
APU_TEST30_H_ANATSTIN_H
APU_TEST30_L_ANATSTIN_L
APU_TEST31_M_TEST
APU_TEST35
FM1R1
FCH_DMA_ACTIVE# VSS_SENSE
CC49 0.1UF 16V X7R 0402 CC49 0.1UF 16V X7R 0402
CC51 0.1UF 16V X7R 0402 CC51 0.1UF 16V X7R 0402
CR61 100K 0402 CR61 100K 0402
CR9 100K 0402 CR9 100K 0402
CR10 100K 0402 CR10 100K 0402
CR11 100K 0402 CR11 100K 0402
CR12 100K 0402 CR12 100K 0402
CR13 0 0402 CR13 0 0402
CR14 1K 0402 CR14 1K 0402
CR15 1K 0402 CR15 1K 0402
CR16 1K 0402 CR16 1K 0402
CR17 1K 0402 CR17 1K 0402
CR18 1K 0402 CR18 1K 0402 CR37 10K 0402 CR37 10K 0402
CR19 1K 0402 CR19 1K 0402
CR20 1K 0402 CR20 1K 0402
CR21 511 1% 0402 CR21 511 1% 0402
CR22 511 1% 0402 CR22 511 1% 0402
CR23 39.2 1% 0402 /NI CR23 39.2 1% 0402 /NI
CR24 39.2 1% 0402 /NI CR24 39.2 1% 0402 /NI
CR25 39.2 1% 0402 CR25 39.2 1% 0402
CR26 300 0402 /NI CR26 300 0402 /NI
CR27 300 0402 CR27 300 0402
FM1R1 31
FCH_DMA_ACTIVE# 14
DP1_AUXP_C 16
DP1_AUXN_C 16
APU_VDDP_RUN
APU_VDDIO_SUS
1
CQ5
CQ5
2N3904 SOT23
2N3904 SOT23
ECB
CR47
CR47
1K 0402
1K 0402
DP1_HPD_C
ML_VGA_HPD 16
CR48 10K 0402 CR48 10K 0402
A A
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet of
5
4
3
2
SKT 905 FM1 CTRL/MISC
SKT 905 FM1 CTRL/MISC
SKT 905 FM1 CTRL/MISC
Custom
Custom
Custom
AA55K-M1S
AA55K-M1S
AA55K-M1S
7.1
7.1
7 36 Friday, May 25, 2012
7 36 Friday, May 25, 2012
7 36 Friday, May 25, 2012
7.1
1
5
MEM_MA_ADD[15..0] 12
D D
MEM_MA_DM[7..0] 12
C C
B B
APU_VDDIO_SUS
CR38
CR38
1K 0402
1K 0402
MEM_MA_EVENT_L 12
APU_VDDIO_SUS
CR39
CR39
1K 1% 0402
1K 1% 0402
MEM_MA_BANK0 12
MEM_MA_BANK1 12
MEM_MA_BANK2 12
MEM_MA_DQS_H0 12
MEM_MA_DQS_L0 12
MEM_MA_DQS_H1 12
MEM_MA_DQS_L1 12
MEM_MA_DQS_H2 12
MEM_MA_DQS_L2 12
MEM_MA_DQS_H3 12
MEM_MA_DQS_L3 12
MEM_MA_DQS_H4 12
MEM_MA_DQS_L4 12
MEM_MA_DQS_H5 12
MEM_MA_DQS_L5 12
MEM_MA_DQS_H6 12
MEM_MA_DQS_L6 12
MEM_MA_DQS_H7 12
MEM_MA_DQS_L7 12
MEM_MA0_CLK_H1 12
MEM_MA0_CLK_L1 12
MEM_MA0_CLK_H2 12
MEM_MA0_CLK_L2 12
MEM_MA0_CS_L0 12
MEM_MA0_CS_L1 12
MEM_MA_RESET_L 12
APU_VDDIO_SUS
4
MEM_MA_CKE0 12
MEM_MA_CKE1 12
MEM_MA0_ODT0 12
MEM_MA0_ODT1 12
MEM_MA_RAS_L 12
MEM_MA_CAS_L 12
MEM_MA_WE_L 12
MEM_MA_ADD0
MEM_MA_ADD1
MEM_MA_ADD2
MEM_MA_ADD3
MEM_MA_ADD4
MEM_MA_ADD5
MEM_MA_ADD6
MEM_MA_ADD7
MEM_MA_ADD8
MEM_MA_ADD9
MEM_MA_ADD10
MEM_MA_ADD11
MEM_MA_ADD12
MEM_MA_ADD13
MEM_MA_ADD14
MEM_MA_ADD15
MEM_MA_BANK0
MEM_MA_BANK1
MEM_MA_BANK2
MEM_MA_DM0
MEM_MA_DM1
MEM_MA_DM2
MEM_MA_DM3
MEM_MA_DM4
MEM_MA_DM5
MEM_MA_DM6
MEM_MA_DM7
MEM_MA_DQS_H0
MEM_MA_DQS_L0
MEM_MA_DQS_H1
MEM_MA_DQS_L1
MEM_MA_DQS_H2
MEM_MA_DQS_L2
MEM_MA_DQS_H3
MEM_MA_DQS_L3
MEM_MA_DQS_H4
MEM_MA_DQS_L4
MEM_MA_DQS_H5
MEM_MA_DQS_L5
MEM_MA_DQS_H6
MEM_MA_DQS_L6
MEM_MA_DQS_H7
MEM_MA_DQS_L7
BCR40 39.2 1% 0402 BCR40 39.2 1% 0402
APU_M_VREF
M_ZVDDIO
M25
M24
W26
AF29
AE25
AG21
AF17
AE28
AE29
AG24
AG25
AF20
AF21
AE16
AD16
AA24
AC27
AA25
AC26
AB26
W23
AB25
W25
V27
P27
R25
P26
R24
P24
P23
N26
N23
V24
N25
Y23
L27
L24
V25
L26
H12
E17
H21
F25
G29
G13
F13
H17
G17
F21
E21
G26
G25
F30
E30
U27
U26
T23
U23
T25
T26
R27
R28
L23
K26
Y27
Y24
Y26
J25
U24
K22
J24
MA_ADD0
MA_ADD1
MA_ADD2
MA_ADD3
MA_ADD4
MA_ADD5
MA_ADD6
MA_ADD7
MA_ADD8
MA_ADD9
MA_ADD10
MA_ADD11
MA_ADD12
MA_ADD13
MA_ADD14
MA_ADD15
MA_BANK0
MA_BANK1
MA_BANK2
MA_DM0
MA_DM1
MA_DM2
MA_DM3
MA_DM4
MA_DM5
MA_DM6
MA_DM7
MA_DM8
MA_DQS_H0
MA_DQS_L0
MA_DQS_H1
MA_DQS_L1
MA_DQS_H2
MA_DQS_L2
MA_DQS_H3
MA_DQS_L3
MA_DQS_H4
MA_DQS_L4
MA_DQS_H5
MA_DQS_L5
MA_DQS_H6
MA_DQS_L6
MA_DQS_H7
MA_DQS_L7
MA_DQS_H8
MA_DQS_L8
MA_CLK_H0
MA_CLK_L0
MA_CLK_H1
MA_CLK_L1
MA_CLK_H2
MA_CLK_L2
MA_CLK_H3
MA_CLK_L3
MA_CKE0
MA_CKE1
MA0_ODT0
MA0_ODT1
MA1_ODT0
MA1_ODT1
MA0_CS_L0
MA0_CS_L1
MA1_CS_L0
MA1_CS_L1
MA_RAS_L
MA_CAS_L
MA_WE_L
MA_RESET_L
MA_EVENT_L
M_VREF
M_ZVDDIO
3
CPU1A
CPU1A
MEMORY CHANNEL A
MEMORY CHANNEL A
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
MA_DATA10
MA_DATA11
MA_DATA12
MA_DATA13
MA_DATA14
MA_DATA15
MA_DATA16
MA_DATA17
MA_DATA18
MA_DATA19
MA_DATA20
MA_DATA21
MA_DATA22
MA_DATA23
MA_DATA24
MA_DATA25
MA_DATA26
MA_DATA27
MA_DATA28
MA_DATA29
MA_DATA30
MA_DATA31
MA_DATA32
MA_DATA33
MA_DATA34
MA_DATA35
MA_DATA36
MA_DATA37
MA_DATA38
MA_DATA39
MA_DATA40
MA_DATA41
MA_DATA42
MA_DATA43
MA_DATA44
MA_DATA45
MA_DATA46
MA_DATA47
MA_DATA48
MA_DATA49
MA_DATA50
MA_DATA51
MA_DATA52
MA_DATA53
MA_DATA54
MA_DATA55
MA_DATA56
MA_DATA57
MA_DATA58
MA_DATA59
MA_DATA60
MA_DATA61
MA_DATA62
MA_DATA63
MA_CHECK0
MA_CHECK1
MA_CHECK2
MA_CHECK3
MA_CHECK4
MA_CHECK5
MA_CHECK6
MA_CHECK7
?
?
MA_DATA0
MA_DATA1
MA_DATA2
MA_DATA3
MA_DATA4
MA_DATA5
MA_DATA6
MA_DATA7
MA_DATA8
MA_DATA9
MEM_MA_DATA0
E12
MEM_MA_DATA1
F12
MEM_MA_DATA2
H14
MEM_MA_DATA3
E15
MEM_MA_DATA4
G11
MEM_MA_DATA5
H11
MEM_MA_DATA6
E14
MEM_MA_DATA7
G14
MEM_MA_DATA8
F16
MEM_MA_DATA9
G16
MEM_MA_DATA10
H18
MEM_MA_DATA11
F19
MEM_MA_DATA12
F15
MEM_MA_DATA13
H15
MEM_MA_DATA14
E18
MEM_MA_DATA15
F18
MEM_MA_DATA16
G20
MEM_MA_DATA17
H20
MEM_MA_DATA18
E23
MEM_MA_DATA19
G23
MEM_MA_DATA20
G19
MEM_MA_DATA21
E20
MEM_MA_DATA22
F22
MEM_MA_DATA23
G22
MEM_MA_DATA24
F24
MEM_MA_DATA25
H24
MEM_MA_DATA26
E27
MEM_MA_DATA27
F27
MEM_MA_DATA28
H23
MEM_MA_DATA29
E24
MEM_MA_DATA30
E26
MEM_MA_DATA31
H26
MEM_MA_DATA32
AD30
MEM_MA_DATA33
AF30
MEM_MA_DATA34
AG27
MEM_MA_DATA35
AF27
MEM_MA_DATA36
AD31
MEM_MA_DATA37
AE31
MEM_MA_DATA38
AG28
MEM_MA_DATA39
AD28
MEM_MA_DATA40
AF26
MEM_MA_DATA41
AD25
MEM_MA_DATA42
AF23
MEM_MA_DATA43
AE23
MEM_MA_DATA44
AD27
MEM_MA_DATA45
AE26
MEM_MA_DATA46
AF24
MEM_MA_DATA47
AD24
MEM_MA_DATA48
AG22
MEM_MA_DATA49
AD21
MEM_MA_DATA50
AE19
MEM_MA_DATA51
AG19
MEM_MA_DATA52
AD22
MEM_MA_DATA53
AE22
MEM_MA_DATA54
AE20
MEM_MA_DATA55
AD19
MEM_MA_DATA56
AG18
MEM_MA_DATA57
AE17
MEM_MA_DATA58
AF15
MEM_MA_DATA59
AG15
MEM_MA_DATA60
AD18
MEM_MA_DATA61
AF18
MEM_MA_DATA62
AG16
MEM_MA_DATA63
AD15
F28
E29
G31
H30
H27
G28
F31
H29
2
MEM_MA_DATA[0..63] 12
1
CR42
CR42
1K 1% 0402
1K 1% 0402
A A
5
CC124
CC124
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
Title
Title
Title
SKT 905 FM1 MEMORY CHA
SKT 905 FM1 MEMORY CHA
SKT 905 FM1 MEMORY CHA
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
4
3
2
Date: Sheet of
AA55K-M1S
AA55K-M1S
AA55K-M1S
1
8 36 Friday, May 25, 2012
8 36 Friday, May 25, 2012
8 36 Friday, May 25, 2012
7.1
7.1
7.1
5
D D
MEM_MB_BANK0 13
MEM_MB_BANK1 13
MEM_MB_DM[7..0] 13
C C
B B
MEM_MB_EVENT_L 13
APU_VDDIO_SUS
CR43
CR43
1K 0402
1K 0402
MEM_MB_BANK2 13
MEM_MB_DQS_H0 13
MEM_MB_DQS_L0 13
MEM_MB_DQS_H1 13
MEM_MB_DQS_L1 13
MEM_MB_DQS_H2 13
MEM_MB_DQS_L2 13
MEM_MB_DQS_H3 13
MEM_MB_DQS_L3 13
MEM_MB_DQS_H4 13
MEM_MB_DQS_L4 13
MEM_MB_DQS_H5 13
MEM_MB_DQS_L5 13
MEM_MB_DQS_H6 13
MEM_MB_DQS_L6 13
MEM_MB_DQS_H7 13
MEM_MB_DQS_L7 13
MEM_MB0_CLK_H1 13
MEM_MB0_CLK_L1 13
MEM_MB0_CLK_H2 13
MEM_MB0_CLK_L2 13
MEM_MB_CKE0 13
MEM_MB_CKE1 13
MEM_MB0_ODT0 13
MEM_MB0_ODT1 13
MEM_MB0_CS_L0 13
MEM_MB0_CS_L1 13
MEM_MB_RAS_L 13
MEM_MB_CAS_L 13
MEM_MB_WE_L 13
MEM_MB_RESET_L 13
4
MEM_MB_ADD0
MEM_MB_ADD1
MEM_MB_ADD2
MEM_MB_ADD3
MEM_MB_ADD4
MEM_MB_ADD5
MEM_MB_ADD6
MEM_MB_ADD7
MEM_MB_ADD8
MEM_MB_ADD9
MEM_MB_ADD10
MEM_MB_ADD11
MEM_MB_ADD12
MEM_MB_ADD13
MEM_MB_ADD14
MEM_MB_ADD15
MEM_MB_BANK0
MEM_MB_BANK1
MEM_MB_BANK2
MEM_MB_DM0
MEM_MB_DM1
MEM_MB_DM2
MEM_MB_DM3
MEM_MB_DM4
MEM_MB_DM5
MEM_MB_DM6
MEM_MB_DM7
MEM_MB_DQS_H0
MEM_MB_DQS_L0
MEM_MB_DQS_H1
MEM_MB_DQS_L1
MEM_MB_DQS_H2
MEM_MB_DQS_L2
MEM_MB_DQS_H3
MEM_MB_DQS_L3
MEM_MB_DQS_H4
MEM_MB_DQS_L4
MEM_MB_DQS_H5
MEM_MB_DQS_L5
MEM_MB_DQS_H6
MEM_MB_DQS_L6
MEM_MB_DQS_H7
MEM_MB_DQS_L7
M30
M31
M28
M27
W31
AB28
W29
AL29
AH25
AK21
AJ17
AJ29
AH29
AK25
AL25
AJ20
AJ21
AL16
AL17
AA30
AC30
AA31
AC29
AB29
AB31
W28
AA27
AA28
V31
N28
P29
N29
N31
L30
L29
K28
K31
J31
V30
K29
B12
D16
B20
A25
D29
D13
C13
A17
B17
B21
C21
D25
C25
B29
A29
U30
U29
T29
T28
R31
T31
P30
R30
J30
J28
Y29
Y30
J27
V28
MB_ADD0
MB_ADD1
MB_ADD2
MB_ADD3
MB_ADD4
MB_ADD5
MB_ADD6
MB_ADD7
MB_ADD8
MB_ADD9
MB_ADD10
MB_ADD11
MB_ADD12
MB_ADD13
MB_ADD14
MB_ADD15
MB_BANK0
MB_BANK1
MB_BANK2
MB_DM0
MB_DM1
MB_DM2
MB_DM3
MB_DM4
MB_DM5
MB_DM6
MB_DM7
MB_DM8
MB_DQS_H0
MB_DQS_L0
MB_DQS_H1
MB_DQS_L1
MB_DQS_H2
MB_DQS_L2
MB_DQS_H3
MB_DQS_L3
MB_DQS_H4
MB_DQS_L4
MB_DQS_H5
MB_DQS_L5
MB_DQS_H6
MB_DQS_L6
MB_DQS_H7
MB_DQS_L7
MB_DQS_H8
MB_DQS_L8
MB_CLK_H0
MB_CLK_L0
MB_CLK_H1
MB_CLK_L1
MB_CLK_H2
MB_CLK_L2
MB_CLK_H3
MB_CLK_L3
MB_CKE0
MB_CKE1
MB0_ODT0
MB0_ODT1
MB1_ODT0
MB1_ODT1
MB0_CS_L0
MB0_CS_L1
MB1_CS_L0
MB1_CS_L1
MB_RAS_L
MB_CAS_L
MB_WE_L
MB_RESET_L
MB_EVENT_L
CPU1B
CPU1B
MEMORY CHANNEL B
MEMORY CHANNEL B
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
?
?
MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7
MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15
MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23
MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31
MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39
MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47
MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55
MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63
MB_CHECK0
MB_CHECK1
MB_CHECK2
MB_CHECK3
MB_CHECK4
MB_CHECK5
MB_CHECK6
MB_CHECK7
D11
C12
A14
B14
B11
A11
A13
D14
A16
C16
B18
A19
C15
B15
D17
C18
D20
A20
D22
D23
C19
D19
A22
C22
C24
B24
B26
C27
A23
B23
D26
A26
AJ30
AK30
AH28
AJ27
AG30
AH31
AK28
AL28
AJ26
AH26
AH23
AJ23
AK27
AL26
AJ24
AK24
AK22
AH22
AL19
AK19
AL23
AL22
AH20
AL20
AJ18
AH17
AJ15
AK15
AH19
AK18
AK16
AH16
A28
D28
C30
D31
B27
C28
B30
C31
3
MEM_MB_DATA0
MEM_MB_DATA1
MEM_MB_DATA2
MEM_MB_DATA3
MEM_MB_DATA4
MEM_MB_DATA5
MEM_MB_DATA6
MEM_MB_DATA7
MEM_MB_DATA8
MEM_MB_DATA9
MEM_MB_DATA10
MEM_MB_DATA11
MEM_MB_DATA12
MEM_MB_DATA13
MEM_MB_DATA14
MEM_MB_DATA15
MEM_MB_DATA16
MEM_MB_DATA17
MEM_MB_DATA18
MEM_MB_DATA19
MEM_MB_DATA20
MEM_MB_DATA21
MEM_MB_DATA22
MEM_MB_DATA23
MEM_MB_DATA24
MEM_MB_DATA25
MEM_MB_DATA26
MEM_MB_DATA27
MEM_MB_DATA28
MEM_MB_DATA29
MEM_MB_DATA30
MEM_MB_DATA31
MEM_MB_DATA32
MEM_MB_DATA33
MEM_MB_DATA34
MEM_MB_DATA35
MEM_MB_DATA36
MEM_MB_DATA37
MEM_MB_DATA38
MEM_MB_DATA39
MEM_MB_DATA40
MEM_MB_DATA41
MEM_MB_DATA42
MEM_MB_DATA43
MEM_MB_DATA44
MEM_MB_DATA45
MEM_MB_DATA46
MEM_MB_DATA47
MEM_MB_DATA48
MEM_MB_DATA49
MEM_MB_DATA50
MEM_MB_DATA51
MEM_MB_DATA52
MEM_MB_DATA53
MEM_MB_DATA54
MEM_MB_DATA55
MEM_MB_DATA56
MEM_MB_DATA57
MEM_MB_DATA58
MEM_MB_DATA59
MEM_MB_DATA60
MEM_MB_DATA61
MEM_MB_DATA62
MEM_MB_DATA63
2
MEM_MB_DATA[0..63] 13 MEM_MB_ADD[15..0] 13
1
A A
Title
Title
Title
SKT 905 FM1 MEMORY CHB
SKT 905 FM1 MEMORY CHB
SKT 905 FM1 MEMORY CHB
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
5
4
3
2
AA55K-M1S
AA55K-M1S
AA55K-M1S
1
9 36 Friday, May 25, 2012
9 36 Friday, May 25, 2012
9 36 Friday, May 25, 2012
7.1
7.1
7.1
5
APU_VDD_RUN APU_VDD_RUN
M12
P12
H10
H6
U19
J11
J13
J15
D D
C C
J17
J19
J21
J5
K10
K12
K14
K16
K18
K20
K4
L11
W19
L15
L17
N19
L21
L3
L6
M1
M10
W13
M16
M18
M20
U21
M4
M7
N11
N21
P1
P10
P20
R11
R21
R3
R6
T1
T10
T12
T20
T4
T7
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
CPU1D
CPU1D
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
U11
U13
V1
V10
V12
V20
W11
W21
W3
W6
Y1
Y10
Y12
Y14
Y16
Y18
Y20
Y4
Y7
AA11
AA13
AA15
AA17
AA19
AA21
AB1
AB10
R13
AB14
AB16
AB18
R19
AC11
AC13
AC15
AC17
AC19
AC21
AC3
AC6
AD1
AD4
AD7
AF1
AG3
AG6
AH1
AH4
AH7
AK4
AK7
?
?
APU_VDD_RUN
BCC5 22UF 6.3V X5R 0805 BCC5 22UF 6.3V X5R 0805
BCC7 22UF 6.3V X5R 0805 BCC7 22UF 6.3V X5R 0805
BCC8 22UF 6.3V X5R 0805 BCC8 22UF 6.3V X5R 0805
BCC10 22UF 6.3V X5R 0805 BCC10 22UF 6.3V X5R 0805
BCC12 22UF 6.3V X5R 0805 BCC12 22UF 6.3V X5R 0805
BCC14 22UF 6.3V X5R 0805 BCC14 22UF 6.3V X5R 0805
BCC16 22UF 6.3V X5R 0805 BCC16 22UF 6.3V X5R 0805
BCC18 22UF 6.3V X5R 0805 BCC18 22UF 6.3V X5R 0805
BCC24 22UF 6.3V X5R 0805 BCC24 22UF 6.3V X5R 0805
BCC26 22UF 6.3V X5R 0805 BCC26 22UF 6.3V X5R 0805
BCC30 22UF 6.3V X5R 0805 BCC30 22UF 6.3V X5R 0805
BCC31 22UF 6.3V X5R 0805 BCC31 22UF 6.3V X5R 0805
BCC41 22UF 6.3V X5R 0805 BCC41 22UF 6.3V X5R 0805
APU_VDD_RUN
CC68 0.1UF 16V X7R 0402 CC68 0.1UF 16V X7R 0402
CC72 0.1UF 16V X7R 0402 CC72 0.1UF 16V X7R 0402
CC74 0.1UF 16V X7R 0402 CC74 0.1UF 16V X7R 0402
CC77 0.1UF 16V X7R 0402 CC77 0.1UF 16V X7R 0402
CC79 0.1UF 16V X7R 0402 CC79 0.1UF 16V X7R 0402
CC82 0.1UF 16V X7R 0402 CC82 0.1UF 16V X7R 0402
CC84 0.1UF 16V X7R 0402 CC84 0.1UF 16V X7R 0402
CC87 0.1UF 16V X7R 0402 CC87 0.1UF 16V X7R 0402
CC89 0.1UF 16V X7R 0402 CC89 0.1UF 16V X7R 0402
CC92 0.1UF 16V X7R 0402 CC92 0.1UF 16V X7R 0402
CC104 0.1UF 16V X7R 0402 CC104 0.1UF 16V X7R 0402
CC134 0.1UF 16V X7R 0402 CC134 0.1UF 16V X7R 0402
CC133 0.1UF 16V X7R 0402 CC133 0.1UF 16V X7R 0402
CC135 0.1UF 16V X7R 0402 CC135 0.1UF 16V X7R 0402
CC137 0.1UF 16V X7R 0402 CC137 0.1UF 16V X7R 0402
CC140 0.1UF 16V X7R 0402 CC140 0.1UF 16V X7R 0402
CC141 0.1UF 16V X7R 0402 CC141 0.1UF 16V X7R 0402
CC142 0.1UF 16V X7R 0402 CC142 0.1UF 16V X7R 0402
CC143 0.1UF 16V X7R 0402 CC143 0.1UF 16V X7R 0402
CC144 0.1UF 16V X7R 0402 CC144 0.1UF 16V X7R 0402
CC145 0.1UF 16V X7R 0402 CC145 0.1UF 16V X7R 0402
CC146 0.1UF 16V X7R 0402 CC146 0.1UF 16V X7R 0402
CC147 0.1UF 16V X7R 0402 CC147 0.1UF 16V X7R 0402
CC148 0.1UF 16V X7R 0402 CC148 0.1UF 16V X7R 0402
4
APU_VDDIO_SUS
BCC35 22UF 6.3V X5R 0805 BCC35 22UF 6.3V X5R 0805
BCC36 22UF 6.3V X5R 0805 BCC36 22UF 6.3V X5R 0805
BCC37 22UF 6.3V X5R 0805 BCC37 22UF 6.3V X5R 0805
BCC38 22UF 6.3V X5R 0805 BCC38 22UF 6.3V X5R 0805
3
APU_VDDIO_SUS
AA23
AA26
AA29
AB22
AB24
AB27
AB30
AC23
AC25
AC28
AC31
J26
VDDIO
J29
VDDIO
K24
VDDIO
K27
VDDIO
K30
VDDIO
L25
VDDIO
L28
VDDIO
L31
VDDIO
M23
VDDIO
M26
VDDIO
M29
VDDIO
N24
VDDIO
N27
VDDIO
N30
VDDIO
P22
VDDIO
P25
VDDIO
P28
VDDIO
P31
VDDIO
R23
VDDIO
R26
VDDIO
R29
VDDIO
T22
VDDIO
T24
VDDIO
T27
VDDIO
T30
VDDIO
U25
VDDIO
U28
VDDIO
U31
VDDIO
V22
VDDIO
V23
VDDIO
V26
VDDIO
V29
VDDIO
W24
VDDIO
W27
VDDIO
W30
VDDIO
Y22
VDDIO
Y25
VDDIO
Y28
VDDIO
Y31
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
M22
VDDIO
CPU1E
CPU1E
POWER
POWER
VDDNB_CAP_1
VDDNB_CAP_2
VDDP_A_1
VDDP_A_2
VDDP_A_3
VDDP_A_4
VDDP_B_1
VDDP_B_2
VDDP_B_3
VDDP_B_4
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
VDDA
VDDA
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDR
VDDR
VDDR
VDDR
VDDR
VDDR
VDDR
VDDR
AD12
AE12
A3
A4
B3
B4
C1
C2
C3
C4
C5
D1
D2
D3
E1
E2
E3
F1
F2
F3
F4
M14
N13
AH10
AJ10
AK10
AL10
AH11
AJ11
AK11
AL11
J1
J2
J3
J4
H1
H2
H3
H4
2
APU_VDDA_RUN
APU_VDDNB_RUN
VDDNB_CAP
APU_VDDP_RUN
APU_VDDR_RUN
APU_VDDP_B_RUN
APU_VDDR_B_RUN
APU_VDDA_RUN
VDDNB_CAP
APU_VDDR_RUN
CC63 22UF 6.3V X5R 0805 CC63 22UF 6.3V X5R 0805
CC65 3900P 50V X7R 0402 CC65 3900P 50V X7R 0402
APU_VDDNB_RUN
CC70 22UF 6.3V X5R 0805 CC70 22UF 6.3V X5R 0805
CC75 22UF 6.3V X5R 0805 CC75 22UF 6.3V X5R 0805
CC80 22UF 6.3V X5R 0805 CC80 22UF 6.3V X5R 0805
CC85 22UF 6.3V X5R 0805 CC85 22UF 6.3V X5R 0805
CC90 22UF 6.3V X5R 0805 CC90 22UF 6.3V X5R 0805
CC138 0.1UF 16V X7R 0402 CC138 0.1UF 16V X7R 0402
BCC59 22UF 6.3V X5R 0805 BCC59 22UF 6.3V X5R 0805
BCC60 22UF 6.3V X5R 0805 BCC60 22UF 6.3V X5R 0805
APU_VDDP_RUN
CC108 22UF 6.3V X5R 0805 CC108 22UF 6.3V X5R 0805
CC112 1UF 10V Y5V 0402 CC112 1UF 10V Y5V 0402
CC113 0.1UF 16V X7R 0402 CC113 0.1UF 16V X7R 0402
CC121 22UF 6.3V X5R 0805 CC121 22UF 6.3V X5R 0805
CC116 1UF 10V Y5V 0402 CC116 1UF 10V Y5V 0402
CC120 0.1UF 16V X7R 0402 CC120 0.1UF 16V X7R 0402
APU_VDDP_B_RUN
CC110 22UF 6.3V X5R 0805 CC110 22UF 6.3V X5R 0805
CC118 0.1UF 16V X7R 0402 CC118 0.1UF 16V X7R 0402
CC122 1UF 10V Y5V 0402 CC122 1UF 10V Y5V 0402
APU_VDDR_B_RUN
CC111 22UF 6.3V X5R 0805 CC111 22UF 6.3V X5R 0805
CC123 0.1UF 16V X7R 0402 CC123 0.1UF 16V X7R 0402
CC119 1UF 10V Y5V 0402 CC119 1UF 10V Y5V 0402
1
B B
APU_VDD_RUN APU_VDD_RUN APU_VDD_RUN
EC17
EC17
10P 50V NPO 0402 /NI
10P 50V NPO 0402 /NI
CC66
CC66
10UF 10V 0805 Y5V
10UF 10V 0805 Y5V
+5V
APU_VDDA_RUN
500mA
R1
CR44
CR44
49.9 1% 0402
49.9 1% 0402
VDDA_REF
OIA
R2
CR46
Q1
Q1
AZ1117H-ADJ SOT-223
AZ1117H-ADJ SOT-223
Vout=Vref (1.25V) X ( 1+R2/R1 )=2.50V
CR46
49.9 1% 0402
49.9 1% 0402
EC15
EC15
10P 50V NPO 0402 /NI
10P 50V NPO 0402 /NI
EC16
EC16
10P 50V NPO 0402 /NI
10P 50V NPO 0402 /NI
A A
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
5
4
3
2
SKT 905 FM1 POWER
SKT 905 FM1 POWER
SKT 905 FM1 POWER
AA55K-M1S
AA55K-M1S
AA55K-M1S
10 36 Tuesday, May 22, 2012
10 36 Tuesday, May 22, 2012
10 36 Tuesday, May 22, 2012
1
7.1
7.1
7.1
5
CPU1F
CPU1F
A10
A12
A15
A18
A21
D D
C C
A24
A27
AL9
B10
B13
B16
B19
B22
B25
B28
C11
C14
C17
C20
C23
C26
C29
D12
D15
D18
D21
D24
D27
D30
E10
E13
E16
E19
E22
E25
E28
E31
F11
F14
F17
F20
F23
F26
F29
G12
G15
G18
G21
G24
G27
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
B7
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
C8
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
D6
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
E7
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
F9
VSS_49
G1
VSS_50
VSS_51
VSS_52
VSS_53
G2
VSS_54
VSS_55
VSS_56
VSS_57
G3
VSS_58
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
VSS
VSS
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
G30
G4
G8
H13
H16
H19
H22
H25
H28
H31
H5
H7
J10
J12
J14
J16
J18
J20
J22
J23
J8
K1
K11
V13
K15
K17
V19
K21
K7
L10
L12
L14
L16
L18
L20
L22
L9
M11
M13
M15
M17
M21
N10
N12
N20
N22
N3
N6
N9
P11
P21
P4
P7
R10
R12
R20
R22
R9
AA10
AA14
AA16
AA18
AA22
AB11
AB13
AB15
AB17
AB19
AB21
AC10
AC14
AC16
AC18
AC20
AC22
AD17
AD20
AD23
AD26
AD29
AE10
AE15
AE18
AE21
AE24
AE27
T11
VSS
T21
VSS
U10
VSS
U12
VSS
U20
VSS
U22
VSS
U3
VSS
U6
VSS
U9
VSS
V11
VSS
V21
VSS
V4
VSS
V7
VSS
W10
VSS
W12
VSS
W20
VSS
W22
VSS
W9
VSS
Y11
VSS
Y13
VSS
Y15
VSS
Y17
VSS
Y19
VSS
Y21
VSS
VSS
VSS
VSS
VSS
VSS
AA3
VSS
AA6
VSS
AA9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AB4
VSS
AB7
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AC9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
SOCKET FM1 905 SMD
SOCKET FM1 905 SMD
?
?
4
CPU1G
CPU1G
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AE3
AE30
AE6
AE9
AF12
AF14
AF16
AF19
AF22
AF25
AF28
AF31
AF4
AF7
AG17
AG20
AG23
AG26
AG29
AG9
AH13
AH15
AH18
AH21
AH24
AH27
AH30
AJ12
AJ14
AJ16
AJ19
AJ22
AJ25
AJ28
AJ3
AJ31
AJ6
AJ9
AK13
AK17
AK20
AK23
AK26
AK29
AL13
AL15
AL18
AL21
AL24
AL27
AL3
AL6
M19
P13
P19
T13
T19
3
2
1
B B
BIOSTAR STANDARD
NO:2011_AMD_FM1_01
A A
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet of
5
4
3
2
SKT 905 FM1 GND
SKT 905 FM1 GND
SKT 905 FM1 GND
Custom
Custom
Custom
AA55K-M1S
AA55K-M1S
AA55K-M1S
1
7.1
7.1
11 36 Tuesday, May 22, 2012
11 36 Tuesday, May 22, 2012
11 36 Tuesday, May 22, 2012
7.1