M-DAC
VERSION HISTORY
Rev |
Date |
Update Content |
|
|
|
V01 |
July 10, 2012 |
First Version |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
M-DAC
CONTENT
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
Introduction |
1 |
Specification |
2-3 |
Assembly Sketch |
4-5 |
Schematic Diagram |
6-8 |
Wiring Diagram |
9 |
Silkscreen of Top/Bottom |
10-15 |
Maintenance Alignment Procedure |
16-17 |
Assembly Parts List |
18-19 |
Electronic Parts List |
20-23 |
Product Version Deviation |
24-25 |
M-DAC
INTRODUCTION
No part of this document may be reproduced or transmitted in any form or by any means,electronic or mechanical, for any purpose, without the express written permission of International Audio Group Limited (IAG)
This manual is for the exclusive use of IAG, its approved distributors and approved UK service agents.
No part of this manual shall be transferred to any other party without the express written permission of IAG.
It is the responsibility of the user to ensure that all the information contained in this manual is current. Notification for new issues of this manual and minor updates will be given via the IAG web-site or on request.
This manual has been prepared with the greatest care, it is intended for information only and no liability shall be accepted for errors or changes to specification.
For further service information, parts lists and updates, please contact our web-site at www.international audio group.com .
C 2012 International Audio Group Limited. All rights reserved.
1
M-DAC
SPECIFICATION
M-DAC-Specification and Features-P1/2
M-DAC Performance Test
Test condition: AC~253V, COAX: 997Hz Digital Signal,SR: 48kHz
Load: 10 kohms impedance, with Filter NAL setting
Z-out: 20ohms
No. |
Test Items |
Condition |
Units |
RCA |
|
|
XLR |
||
L |
|
R |
L |
|
R |
||||
|
|
|
|
|
|
||||
1 |
Output Level |
997Hz,Digital COAX Input |
Vrms |
2.21 |
|
2.22 |
4.23 |
|
4.22 |
2 |
THD |
stereo 997Hz output 2V |
% |
0.001 |
|
0.001 |
0.001 |
|
0.001 |
stereo 20kHz output 2V |
% |
0.0005 |
|
0.0005 |
0.0002 |
|
0.0002 |
||
|
|
|
|
||||||
3 |
S/N |
Line output, |
dB |
108 |
|
108 |
116 |
|
116 |
Line output, with 22-22kHz BW and A-wtd |
dB |
112 |
|
112 |
120 |
|
120 |
||
|
|
|
|
||||||
4 |
Gain |
0dBFS Input (0dBV) |
dB |
7.1 |
|
13.2 |
|||
5 |
Noise Level |
no signal,pre-amp out |
dBV |
-100.8 |
|
-101.4 |
102.5 |
|
102.7 |
6 |
DC Offset |
To measure the output DC Voltage |
mV |
0.8 |
|
0.5 |
|
|
|
7 |
Crosstalk |
L/R Cross talk,refer to 997Hz |
dB |
108 |
|
108 |
116 |
|
116 |
8 |
L/R different |
L/R different,un-balance |
dB |
0.05 |
|
0.01 |
|||
9 |
Phase |
no reverse |
deg |
0 |
|
|
|
0 |
|
10 |
Freq Respond |
Refer to 997Hz input as 0dBr,+/-0.5dB |
Hz |
20-20k |
20-20k |
||||
12 |
Idle Current |
Idle Current,230VAC |
mA |
|
|
18mA |
|
|
|
Digital OUT Test
No. |
Test item |
Track |
|
|
COAX |
|
OPT |
|||
Units |
Limit |
L |
R |
L |
|
R |
||||
|
|
|
|
|||||||
1 |
Output Level |
|
dBFS |
0±0.05 |
0 |
0 |
0 |
|
0 |
|
2 |
Harmonic Distortion |
|
% |
<0.005 |
0.00001 |
0.00001 |
0.00001 |
|
0.00001 |
|
3 |
L/R phase |
32, 44.1,48,96KHz |
deg |
±1 |
0 |
0 |
0 |
|
0 |
|
4 |
Digital Output Intensity |
Vpp |
>500 |
580 |
|
/ |
||||
(16,24bit) |
|
|||||||||
5 |
Level Linearity |
dBFS |
|
-143 |
-143 |
-143 |
|
-143 |
||
|
|
|
||||||||
6 |
Frequency response |
|
dB |
0.5dB |
0.01 |
0.01 |
0.01 |
|
0.01 |
|
7 |
Output impedance |
|
ohm |
75±1 |
75 |
|
|
|
||
|
|
32KHz |
|
|
|
|
|
|
|
|
8 |
Sampling Rate |
44.1KHz |
kHz |
44.1±0.01 |
44.1KHz |
44.1KHz |
||||
48KHz |
48±0.01 |
48KHz |
48KHz |
|||||||
|
|
|
||||||||
|
|
96KHz |
|
96±0.01 |
96KHz |
96KHz |
||||
. 32Bit 84.000MHz 512 Element MultiBit Array DAC
. Asynchronous USB supporting 24 Bits / 96kHz with Remote Control of PC / MAC MediaPlayer via HID support
. x2 192KHz 24Bits Coax SPDIF Digital Inputs
. x2 96KHz Optical Digital Inputs
. High Current, High Linearity RCA Single Ended & XLR True Balanced with fully discrete JFET CROSS* Class A Output stage's
. High Current, High Linearity CROSS* JFET Class A Headphone Amplifier
. Triple cascaded Jitter attenuation stages, with triple cascaded Asynchronies Clock domain isolation all but eliminating the First order effects of Jitter from the external input
2
M-DAC
SPECIFICATION
M-DAC-Specification and Features-P2/2
sources on the Digital to Audio Conversion process
. Selectable DAC Mode or Digital Pre-Amplifier Mode, allowing direct connection to Power Amplifiers and Active speakers in Digital only systems
. 2.7” High contrast OLED display
. “Bit Perfect” Digital Data source analyzer
. Intelligent real-time Bit Depth analysis engine Displays the “True” Bit depth of the Digital input source
. Digital Data Decorrelation Engine Decorrelates the fixed “LSB's” data pattern within the Audio data stream when less then 24Bits. Data decorrelation at the DAC substrate level reduces both Digital and Analogue Second order effects within the DAC at the silicon Die level
. MS Windows LSB Data restoration for “Bit Perfect” reply corrects Windows' LSB rounding errors. Allows Bit Perfect “Plug and Play” with Windows Media Player
. ASYNC USB Buffer level display to insure correct functionality and diagnostics of the USB HOST device in ASYNC Audio streaming mode
. “Actual” or “Nominal” Sampling Frequency display displays the TRUE input sampling frequency with 1Hz resolution
. Digital level meters in dB with Peak hold
. CD / DVD SPDIF subcode embedded Track and Time Display
. Advanced De-Jittered Optical and Coax SPDIF Output, with USB to SPDIF output.
. Selectable Optical or Coax Clock-Lock interface allowing “Jitter Free” Clock-Locked connection with compatible CD transports etc.
. Full Remote Control + External Remote / BUS I/O loop
. 26 Internal regulated supply rails
. 10 Ultra Low Noise, Low Impedance Discrete Regulators
. 7 User Selectable Digital Filters Fully Software upgradeable via the USB Port
. Master Clock Jitter less then 3pS Short Term - Measured directly at DAC “XOut”
. Organic Ultra Low ESR capacitors, High Tolerance Polypropylene film / Foil capacitors, Ultra Stable Very Low VCR 0.1% MELF SMD resistors, 4 Layer PCB
. External upgradeable Power supply interface for a future upgrade path
* CROSS Current Regulated Output Stage Solution
3
M-DAC
ASSEMBLY SKETCH
M-DAC-Product Exploded Drawing-P1/1
4
M-DAC
ASSEMBLY SKETCH
M-DAC-Packing Exploded Drawing-P1/1
1
2
3
5
M-DAC
SCHEMATIC DIAGRAM
M-DAC-Mainboard-P1/1 |
6 |
M-DAC |
Loading...