ASUS A8J F Schematics

A

B

A8J/F SCHEMATIC R11

C

D

E

1 1

PAGE

SYSTEM PAGE REF.

4

YONAH CPU (1)

5

YONAH CPU (2)
CPU CAP/THERMAL SENSOR

6

CLOCK GEN.

7

Calistoga--CPU

8

Calistoga--PCIE

9

Calistoga--DDR2

10

Calistoga--POWER

2 2

3 3

4 4

11

Calistoga--GND

12

Calistoga--Strap

13

DDR2 SO-DIMM_0

14

DDR2 SO-DIMM_1

15

DDR2 ADDRESS TERMINATION

16

VGA CONN

17
18

LVDS & INVERTER CONN

19

CRT & TV_OUT
ICH7M--CPU,IDE,AUDIO

20
21

ICH7M--PCI,PCI-E,USB

22

ICH7M--GPIO

23

ICH7M--VCC,GND
HDD & CD-ROM CONN

24
25

USB PORTS
SUPER I/O LPC47N217

26

BIOS & FIR

27

KBC 38857

28

SM BUS & POWER PORT

29
30

PCI-E--GIGA_LAN RTL8111B

31

PCI-E--MINI CARD

32

PCI-E--NEW CARD

33

PCI--1394,CardReader R5C832

34

PCI--4 IN1 CON

35

PCI--Empty
AUDIO CODEC AD1986A

36
37

AUDIO AMP G1420

38

MDC,B/T,TPM & DISCHG,HOLE

39

DVI CONN

40

ACIN, BAT, FAN, I/O PORT

41

SW & LED & TP

42

POWER-ON SEQUENCE

43

HISTORY

Content

PAGE

POWER PAGE REF.

50_POWER_VCORE
51_POWER_SYSTEM
52_POWER_I/O_1.8V & 1.05VS
53_POWER_I/O_+1.5VS
54_POWER_I/O_VTT & +2.5VS
55_POWER_VGA_CORE(Empty)
56_POWER_VGA_RAM(Empty)
57_POWER_CHARGER
58_POWER_PIC
59_POWER_SELECTOR
60_POWER_PROTECT
61_POWER_LOAD SWITCH
62_POWER_FLOWCHART
63_POWER_SIGNAL

Content

I/O PORT44

5 5

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

PAGE REF.

Size Document Number Rev
Custom

A8J/F

A

B

C

D

Date: Sheet

163Thursday, October 06, 2005

E

1.1

of

A

B

C

D

E

A8J/F Yonah/Galistoga BLOCK DIAGRAM

1 1

BATTERY
TYPE

IO PORT

3S2P

CLOCK
GEN.
ICS954310

LVDS & INV

2 2

CON

CRT & TV
CON

DVI Dual
CH.

VCORE

3 3

SYSTEM

18

VGA

19

21

CON

50

51

1.5VS & 1.05VS

52

LFB LFB LFB LFB

G7x series

17

VGA BAORD

USB x4

25

B/T

38

Nvidia

DDR & VTT

53

+3VAO & +2.5VS

54

4 4

CHARGER

57

PIC

58

Camera

38

SUPER I/O
47N217

DETECT

59

PROTECT

60

FIR

LOAD SWITCH

61

5 5

FLOWCHART

62

7

VGA
CON

17 8,9,10,11,12,13

USB2.0

PATA BUS (PRIMARY)

ODD
Slave

HDD
Master

LPC, 33MHz

KEYBOARD
CONTROLLER

26

M3885XHP

INTERNAL
KEYBOARD

PCI-E
x16

30

3027

Galistoga
1466 FCBGA

ICH7-M
652
BGA

2626

TPM

FWH
BIOS

38

Yonah
478

HOST BUS

AGTL

1.468V,133MHZ

X4 DMI

27

MIC AMP
LM358

....

4,5

DDR2 SDRAM 533/667MHz

PCI EXPRESS X1

PCI_BUS

ACZ

Azalia
1986A

36

AUDIO AMP
G1420

37

37

LINE
OUT

MIC_IN

MDC
CON

40

40

38

CPU
CAP

3.3V, 33MHz

4 IN 1
CARD
READER

1394
SLOT

SIGNAL

63

A

B

C

1394 USB MIC LINE_IN

6

DDR2 533/667
SODIMM X2

+1.8V
+0.9VS

POWER
SEQENCE

14,15

CARDBUS

RICOH
R5C832

32

40

SW & LED &
TOUCHPAD CON

AC & BAT CON
FAN CTRL

36

D

42

....

LAN 1G

RTL8111B

LAN IO

41

40

40,44

RESET SM_BUS

42 29

DDR
CAP/RES

16

DCIN
RTC
FAN CON.

39

H/W MONITOR
THERMAL
(ADT7463)

MINI CARD
x2

30

RJ11,RJ45

30

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

BLOCK DAIGRAM

Size Document Number Rev
Custom

A8J/F

Date: Sheet

CON

NEW
CARD

35

30

E

39

35

263Thursday, October 06, 2005

of

1.1

A

B

C

D

E

PCI Device
Chipset (Host to PCI)

1 1

Integrated LAN

1394

IDSEL#

(AD30 internal)

AD24(NO USE)

AD16

4 IN 1

ICH7M_GPIO

GPI

GPIO 01

2 2

GPIO [5:2]

GPIO 06
GPIO 07
GPIO 08
GPIO 09
GPIO 10
GPIO 11
GPIO 12
GPIO 13
GPIO 14
GPIO 15
GPIO 16 +3VSPM_DPRSLPVRGPO

3 3

GPIO 17 +3VSPCI_GNT#5GPO
GPIO 18 +3VSGPO STP_PCI#
GPIO 19 +3VS
GPIO 20 +3VS
GPIO 21
GPIO 22
GPIO 23
GPIO 24 +3VSUS

GPIO 26
GPIO 27

4 4

GPIO 28
GPIO 29
GPIO 30
GPIO 31
GPIO 32
GPIO 33
GPIO 34
GPIO 35
GPIO 36
GPIO 37
GPIO 38
GPIO 39 +3VS

5 5

GPIO [40:47]

GPIO 48
GPIO 49

i

GPI

i

GPI

i
i

GPO

i

GPI

i

GPI

i

GPI

i

GPI
i
i

GPI
i

GPI SIO_SMI#
i

GPI
i

GPO 802_LED_EN#

0

O
O

1

O

1
1

i

GPI

1

O

GPO STP_CPU#

1

i

GPO PD_SIO_RST#
i

Native

1
1

i
O

0

GPO

1

O

GPOGPIO 25

0

O

GPO

0

O

GPO
O

0

GPO

Native

0

i

0

i

Native
i

Native

0

O

1

GPO

1O

GPO

0

O

GPO
O

0

GPO SATACLKREQ#

0

i

GPO

0

i

GPI
i

0

GPI

0

i

GPI

NA NA NA

Native

Native

A

Signal NameUse As Power

PM_BMBUSY#
PCI_REQ#5
PCI_INT[E:H]#
BACK_OFF#
RF_SW_OFF#
EXTSMI#_3A
PD_DET#
CHG_FULL_OC

KB_SCI#

PD_UnDock#

PD_RDY#

PCI_REQ#4
LPC_DRQ#1Native
PD_EN#
CB_SD#
OP_SD#
WLAN_ON#
1Hz
USB_OC#5
USB_OC#6
USB_OC#7
PM_CLKRUN#
BT_ON/OFF#
FWH_WP#

BT_LED_EN#
PCB_ID0
PCB_ID1
PCB_ID2

PCI_GNT#4
H_PWRGD +VCORE

REQ/GNT#

n/a

0
0

+3VS
+3VS
+3VS
+3VS

+3VS
+3VSUS
+3VSUS
+3VSUS
+3VSUSNative SMB_ALERT#
+3VSUS
+3VSUS
+3VSUS
+3VSUS

+3VS

+3VS

+3VS

+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS

+3VS

+3VS

+3VS

+3VS

+3VS

+3VS

+3VS

+3VS

B

Interrupts

A
B

M38857_GPIO USE_AS SIGNAL_NAME

PC/PCI

SM_BUS ADDRESS :

P23
P22

GPOGPIO 00

GPO BAT_LEARN
P21 GPO
P20
P42
P43
P44 KBCPURST_3Q
P45
P46 KBSCI_3Q
P47 PM_CLKRUN#
P50
P51
P52
P53
P54
P55
P56
P57
P67
P66
P65
P64
P63
P62
P61
P60

GPO KBCRSM

GPO

GPI

GPO

GPO

GPO

GPI

GPI

GPI

GPO

GPO

GPI

GPI

GPO

GPO

GPI

GPI

GPI

GPI

GPI

GPI

GPI

GPI
P76 GPIO
P77
P27
P26
P25 CAP_LED#
P24
P40 KBC_EXTSMI
P41

GPIO

GPO

GPO

GPO

GPO

GPO

GPO

MSK_INSTKEY#

WATCHDOG
SWDJ_EN

KBC_GA20

BAT_LLOW#_OC
FAN1_TACH
KBDDT0
KBDDT1
LID_KBC#
BAT_IN_OC#
FAN1_DC
ADJ_BL

PANLOCK_#
MARATHON_#
ACIN_OC#

WIRELESS_#
INTERNET_#
BLUETOOTH_#
SMD_BAT
SMC_BAT
SCR_LED# +3V
NUM_LED#

SET_PCIRSTNS#

PANLOCK_LED

C

Thermal MAX6657 = 1001100x ( 98h )
CLK GEN. = 1101001x ( D2h )
DDR_SODIMM0 = 1010000x ( A0h )
DDR_SODIMM1 = 1010010x ( A4h )
VGA Thermal IC = 1001100x ( 9Ah )

Power

+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V
+3V

+3V
+3V
+3V
+3V
+3V

47N217_GPIO USE_AS SIGNAL_NAME

GPIO11
GPIO12
GPIO13
GPIO14
GPIO23

GPI
GPO
GPO
GPI
GPI
GPO

NONEGPIO10
NONE
NONE
NONE
NONE

ATI_RST#
GPIO40 GPI
GPIO41
GPIO40
GPIO43
GPIO44
GPIO45
GPIO46

GPI
GPI
GPI
GPI
GPI
GPI

VGA_DETEC#
GPIO47

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

SCHEMATICS REF.

Size Document Number Rev
Custom

A8J/F

D

Date: Sheet

Power
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VS
+3VSGPI

E

363Thursday, October 06, 2005

1.1

of

5

4

3

2

1

+VCCP

D D

H_A#[16:3]8

H_ADSTB#08

H_REQ#[4:0]8

C C

H_A#[31:17]8

H_ADSTB#18

H_A20M#20

H_FERR#20

H_IGNNE#20

H_STPCLK#20

H_INTR20

H_NMI20

B B

H_SMI#20

H_A#3
H_A#4

H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12

H_A#14
H_A#15
H_A#16

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

U1A SOCKET479P

J4

A[3]#

L4

A[4]#

M3

A[5]#

K5

A[6]#

AA1
AA4
AB2
AA3

B25

M1
N2

J1

N3

P5
P2
L1
P4
P1

R1

L2
K3

H2

K2

J3

L5

Y2
U5
R3
W6
U4

Y5
U2
R4

T5

T3
W3
W5

Y4
W2

Y1

V4

A6

A5
C4

D5
C6

B4

A3

M4
N5

T2

V3

B2
C3

A[7]#
A[8]#
A[9]#
A[10]#
A[11]#
A[12]#
A[13]#
A[14]#
A[15]#
A[16]#
ADSTB[0]#

REQ[0]#
REQ[1]#
REQ[2]#
REQ[3]#
REQ[4]#

A[17]#
A[18]#
A[19]#
A[20]#
A[21]#
A[22]#
A[23]#
A[24]#
A[25]#
A[26]#
A[27]#
A[28]#
A[29]#
A[30]#
A[31]#
ADSTB[1]#

A20M#
FERR#
IGNNE#

STPCLK#
LINT0
LINT1
SMI#

RSVD[1]
RSVD[2]
RSVD[3]
RSVD[4]
RSVD[5]
RSVD[6]
RSVD[7]
RSVD[8]
RSVD[9]
RSVD[10]

RSVD[11]

ADDR GROUP 0

ADDR GROUP 1

ADS#
BNR#
BPRI#

DEFER#

DRDY#
DBSY#

BR0#

IERR#

INIT#

LOCK#

CONTROL

RESET#

RS[0]#
RS[1]#
RS[2]#

TRDY#

HIT#

HITM#

BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#

PRDY#
PREQ#

TCK

TDI
TDO
TMS

TRST#

XDP/ITP SIGNALS

DBR#

PROCHOT#

THERMDA
THERMDC

THERMHCLKRESERVED

THERMTRIP#

BCLK[0]
BCLK[1]

RSVD[12]
RSVD[A2]

RSVD[13]
RSVD[14]
RSVD[15]
RSVD[16]
RSVD[17]
RSVD[18]
RSVD[19]
RSVD[20]

H1
E2
G5

H5
F21
E1

F1

H_IERR#H_A#13

D20
B3

H4
B1

H_RS#0

F3

H_RS#1

F4

H_RS#2

G3
G2

G6
E4

AD4
AD3
AD1
AC4
AC2

R3 56_*

AC1

R4 56

AC5

R5 56

AA6

R6 56_*

AB3

R7 56

AB5

R8 56

AB6
C20

H_PROCHOT_S#

D21
A24
A25

R10 56

C7

A22
A21

T22
A2

D2
F6
D3
C1
AF1
D22
C23
C24

R1 56

T1
T2
T3
T4
T5

T6

H_ADS# 8
H_BNR# 8
H_BPRI# 8

H_DEFER# 8
H_DRDY# 8
H_DBSY# 8

H_BR0# 8

+VCCP

H_INIT# 20
H_LOCK# 8
H_CPURST# 8

H_RS#0 8
H_RS#1 8
H_RS#2 8
H_TRDY# 8

H_HIT# 8
H_HITM# 8

+VCCP

H_THERMDA 6
H_THERMDC 6
+VCCP
H_THRMTRIP# 6

CLK_CPU_BCLK 7
CLK_CPU_BCLK# 7

+VCCP

R9
1K_1

GTLREF0

<500 mil (55 Ohm)
T/B trace 5.5 , Space 25

R15
2K_1

H_DSTBN#08

H_DSTBP#08

H_DINV#08

H_DSTBN#18

H_DSTBP#18

H_DINV#18

CPU_BSEL07
CPU_BSEL17

H_D#0
H_D#1
H_D#2
H_D#3H_A#5
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9

H_D#11
H_D#12
H_D#13
H_D#14
H_D#15

H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31

GTLREF0

T7

R737 51

R16 0
R17 0
R18 0

U1B SOCKET479P

E22

D[0]#

F24

D[1]#

E26

D[2]#

H22

D[3]#

M23

R24

N24
M24
N25
M26

AD26

C26
D25

C21

F23
G25
E25
E23
K24
G24

H26
F26
K22
H25
H23
G22

N22
K25
P26
R23
L25
L22
L23

P25
P22
P23
T24

L26
T25

B22
B23

J24
J23

J26

D[4]#
D[5]#
D[6]#
D[7]#
D[8]#
D[9]#
D[10]#
D[11]#
D[12]#
D[13]#
D[14]#
D[15]#
DSTBN[0]#
DSTBP[0]#
DINV[0]#

D[16]#
D[17]#
D[18]#
D[19]#
D[20]#
D[21]#
D[22]#
D[23]#
D[24]#
D[25]#
D[26]#
D[27]#
D[28]#
D[29]#
D[30]#
D[31]#
DSTBN[1]#
DSTBP[1]#
DINV[1]#

GTLREF

TEST1
TEST2

BSEL[0]
BSEL[1]
BSEL[2]

DATA GRP 0

DATA GRP 1

MISC

+VCCP 5,6,8,11,12,20,23,52

H_D#[63:0]

AA23

D[32]#

AB24

D[33]#

V24

D[34]#

V26

D[35]#

W25

D[36]#

U23

D[37]#

U25

D[38]#

U22

D[39]#

AB25

D[40]#

W22

D[41]#

Y23

DATA GRP 2DATA GRP 3

D[42]#

AA26

D[43]#

Y26

D[44]#

Y22

D[45]#

AC26

D[46]#

AA24

D[47]#

W24

DSTBN[2]#

Y25

DSTBP[2]#

V23

DINV[2]#

AC22

D[48]#

AC23

D[49]#

AB22

D[50]#

AA21

D[51]#

AB21

D[52]#

AC25

D[53]#

AD20

D[54]#

AE22

D[55]#

AF23

D[56]#

AD24

D[57]#

AE21

D[58]#

AD21

D[59]#

AE25

D[60]#

AF25

D[61]#

AF22

D[62]#

AF26

D[63]#

AD23

DSTBN[3]#

AE24

DSTBP[3]#

AC20

DINV[3]#

R26

COMP[0]

U26

COMP[1]

U1

COMP[2]

V1

COMP[3]

E5

DPRSTP#

B5

DPSLP#

D24

DPWR#

SLP#

PSI#

D6
D7
AE6

PWRGOOD

H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42H_D#10
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47

H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

H_COMP0
H_COMP1
H_COMP2
H_COMP3

H_D#[63:0] 8

H_DSTBN#2 8
H_DSTBP#2 8
H_DINV#2 8

H_DSTBN#3 8
H_DSTBP#3 8
H_DINV#3 8

R11 27.4_1
R12 54.9_1
R13 27.4_1
R14 54.9_1

H_DPRSTP# 20,50
H_DPSLP# 20
H_DPWR# 8
H_PWRGD 20
H_CPUSLP# 8,20
PM_PSI# 50CPU_BSEL27

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

YONAH CPU1

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

463Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

+VCCP

+1.5VS

+VCORE

U1D SOCKET479P

A4

M22
M25

N23
N26

A11
A14
A16
A19
A23
A26

B11
B13
B16
B19
B21
B24

C11
C14
C16
C19

C22
C25

D11
D13
D16
D19
D23
D26

E11
E14
E16
E19
E21
E24

F11
F13
F16
F19

F22
F25

G23
G26

H21
H24

K23
K26

L21
L24

VSS[1]

A8

VSS[2]
VSS[3]
VSS[4]
VSS[5]
VSS[6]
VSS[7]
VSS[8]

B6

VSS[9]

B8

VSS[10]
VSS[11]
VSS[12]
VSS[13]
VSS[14]
VSS[15]
VSS[16]

C5

VSS[17]

C8

VSS[18]
VSS[19]
VSS[20]
VSS[21]
VSS[22]

C2

VSS[23]
VSS[24]
VSS[25]

D1

VSS[26]

D4

VSS[27]

D8

VSS[28]
VSS[29]
VSS[30]
VSS[31]
VSS[32]
VSS[33]
VSS[34]

E3

VSS[35]

E6

VSS[36]

E8

VSS[37]
VSS[38]
VSS[39]
VSS[40]
VSS[41]
VSS[42]
VSS[43]

F5

VSS[44]

F8

VSS[45]
VSS[46]
VSS[47]
VSS[48]
VSS[49]

F2

VSS[50]
VSS[51]
VSS[52]

G4

VSS[53]

G1

VSS[54]
VSS[55]
VSS[56]

H3

VSS[57]

H6

VSS[58]
VSS[59]
VSS[60]

J2

VSS[61]

J5

VSS[62]

J22

VSS[63]

J25

VSS[64]

K1

VSS[65]

K4

VSS[66]
VSS[67]
VSS[68]

L3

VSS[69]

L6

VSS[70]
VSS[71]
VSS[72]

M2

VSS[73]

M5

VSS[74]
VSS[75]
VSS[76]

N1

VSS[77]

N4

VSS[78]
VSS[79]
VSS[80]

P3

VSS[81]

+VCORE

U1C SOCKET479P

AA10
AA12
AA13
AA15
AA17
AA18
AA20

AC10
AB10
AB12
AB14
AB15
AB17
AB18

A10
A12
A13
A15
A17
A18
A20

B10
B12
B14
B15
B17
B18
B20

C10
C12
C13
C15
C17
C18

D10
D12
D14
D15
D17
D18

E10
E12
E13
E15
E17
E18
E20

F10
F12
F14
F15
F17
F18
F20
AA7
AA9

AB9

A7
A9

B7
B9

C9

D9

E7
E9

F7
F9

VCC[1]
VCC[2]
VCC[3]
VCC[4]
VCC[5]
VCC[6]
VCC[7]
VCC[8]
VCC[9]
VCC[10]
VCC[11]
VCC[12]
VCC[13]
VCC[14]
VCC[15]
VCC[16]
VCC[17]
VCC[18]
VCC[19]
VCC[20]
VCC[21]
VCC[22]
VCC[23]
VCC[24]
VCC[25]
VCC[26]
VCC[27]
VCC[28]
VCC[29]
VCC[30]
VCC[31]
VCC[32]
VCC[33]
VCC[34]
VCC[35]
VCC[36]
VCC[37]
VCC[38]
VCC[39]
VCC[40]
VCC[41]
VCC[42]
VCC[43]
VCC[44]
VCC[45]
VCC[46]
VCC[47]
VCC[48]
VCC[49]
VCC[50]
VCC[51]
VCC[52]
VCC[53]
VCC[54]
VCC[55]
VCC[56]
VCC[57]
VCC[58]
VCC[59]
VCC[60]
VCC[61]
VCC[62]
VCC[63]
VCC[64]
VCC[65]
VCC[66]
VCC[67]

VCC[68]
VCC[69]
VCC[70]
VCC[71]
VCC[72]
VCC[73]
VCC[74]
VCC[75]
VCC[76]
VCC[77]
VCC[78]
VCC[79]
VCC[80]
VCC[81]
VCC[82]
VCC[83]
VCC[84]
VCC[85]
VCC[86]
VCC[87]
VCC[88]
VCC[89]
VCC[90]
VCC[91]
VCC[92]
VCC[93]
VCC[94]
VCC[95]
VCC[96]
VCC[97]
VCC[98]
VCC[99]

VCC[100]

VCCP[1]
VCCP[2]
VCCP[3]
VCCP[4]
VCCP[5]
VCCP[6]
VCCP[7]
VCCP[8]

VCCP[9]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]

VCCA

VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]

VCCSENSE

VSSSENSE

D D

C C

B B

AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20

V6
G21
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21

B26

AD6
AF5
AE5
AF4
AE3
AF2
AE2

AF7

AE7

+VCORE

VR_VID0
VR_VID1
VR_VID2
VR_VID3
VR_VID4
VR_VID5
VR_VID6

+VCCP

+1.5VS

VCCSENSE 50

VSSSENSE 50

+1.5VS

C1

C2

10U/10V

0.1U

Please close to CPU.

VR_VID[0..6] 50

VSS[82]
VSS[83]
VSS[84]
VSS[85]
VSS[86]
VSS[87]
VSS[88]
VSS[89]
VSS[90]
VSS[91]
VSS[92]
VSS[93]
VSS[94]
VSS[95]
VSS[96]
VSS[97]
VSS[98]

VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[162]

P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
AF3
AF6
AF8
AF11
AF13
AF16
AF19
AF21
AF24

+VCCP 4,6,8,11,12,20,23,52
+1.5VS 9,11,12,17,23,31,32,38,52
+VCORE 6,50

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

YONAH CPU2

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

563Thursday, October 06, 2005

1

1.1

of

A

1 1

B

C

D

E

+VCORE

C3
10U/10V

C4
10U/10V

C5
10U/10V

C6
10U/10V

C7
10U/10V

C8
10U/10V

10U/10V

C10
10U/10V

C11
10U/10V

C12
10U/10V

C9

+VCORE

C17

C14

2 2

10U/10V

+VCORE

C24
10U/10V

10U/10V

C25
10U/10V

10U/10V

C26
10U/10V

C16

C15

10U/10V

C27
10U/10V

C18
10U/10V

C28
10U/10V

C19
10U/10V

C29
10U/10V

C20
10U/10V

C30
10U/10V

C21
10U/10V

C31
10U/10V

+VCORE

12

+

CE14
330UF/2V

+VCCP

12

+

CE18
150U/4V

+1.05VS

C40

0.1U

3 3

C41

0.1U

12

+

CE15
330UF/2V

C42

0.1U

C43

0.1U

C44

0.1U

C45

0.1U

C46

0.1U

C47

0.1U

C48

0.1U

C22
10U/10V

C32
10U/10V

C49

0.1U

C23
10U/10V

C33
10U/10V

R19 200

R20

C13

10K

0.1U

H_THERMDA4
H_THERMDC4 PM_THRM# 22

H_THERMDC

H_THERMDA

C34
1000P

PLT_RST#

1
2
3
4

U2

VCC
DXP
DXN
OVERT#

2

S

G

MAX6657MSA

SCLK

SDA

ALERT#

GND

D

3

Q102

1

2N7002

+3VS

8
7
6
5

SCL_3S 7,14,15,17,29
SDA_3S 7,14,15,17,29

OTP_RESET# 42

+5VA

(94~98'C protect)

R317

22.1K_1

5

RT163 100K

3

D

Q7
2N7002

1

SUSC# 22,42,61

G

S

2

HW_PROTECT# 42

H_THRMTRIP#4

GMCH_THRMTRIP#9

R24 0
R25 0_*

4 4

C417 0.1U

U7

1

NC

VCC

2

SUB

3 4

GND VOUT

PST9013NR

+VCCP

R23
75_*

PLT_RST#9,17,21,22,24,26,27,28,32,38

5 5

+VCCP

+VCORE

+3VS
+5VA

+VCCP 4,5,8,11,12,20,23,52
+VCORE 5,50
+3VS 7,9,11,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+5VA 51,54,57

A

B

C

+VCCP +3VS

E12

Q1
PMBS3904_*

R22
330_*
C50 0.1U_*

B

C

3

D

R21 0

ICH_THRMTRIP# 20

R27
10K_*

S

D

OTP_RESET#

3

2

G

Q2

1

2N7002_*

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

CPU CAP,THERMAL SENSOR

Size Document Number Rev
Custom

A8J/F

Date: Sheet

663Thursday, October 06, 2005

E

1.1

of

5

4

3

2

1

+3VS

D D

C C

B B

A A

CPU_BSEL0

CPU_BSEL1

CPU_BSEL2

R33 10K_*

CLK_VGA27FIX17
DREFSSCLKIN9

CLK_VGA27SS17

DREFSSCLKIN#9

CLK_USB4822

CLK_TPMPCI38

CLK_CBPCI33

CLK_KBCPCI28

CLK_SIOPCI26,32

CLK_FWHPCI27

CLK_ICHPCI21

R28 1K

R29 1K

R30 1K

PCICLK2

SCL_3S6,14,15,17,29

SDA_3S6,14,15,17,29

MCH_BSEL0 9

MCH_BSEL1 9

MCH_BSEL2 9

X1

12

14.318Mhz

C66
27P

/ PIN9 PIN5 PIN17 PIN18
* 0 X 27FIX 27SS
1 0 96MSS_T 96MSS_C
1 1 PCIEX0_T PCIEX0_C

PIN8 : 0=SRC Pair, 1=CPU_ITP pair
PIN64: 0=PCIEXCLK, 1=PEREQ#

Bclk

133
166

C67
27P

CPU_BSEL04
CPU_BSEL14

C69 10P

C70 10P

C68 10P

C71 10P

FSLC FSLB FSLA

BSEL2

FSB BSEL1

L

533

L

667

C63

0.1U

10U/10V

+3VS

+3VS

C72 10P

C73 10P

BSEL0

L
H

R36 2.2

+3VS_VDDA

R658 33
R49 33_*

R50 33_*
R54 33

R56 2.2K

R61 33
R64 10K
R65 33

R69 33
R72 33
R74 10K_*

R77 33
R660 10K
R80 33
R82 10K
L90 120/400mA

L91 120/400mA

R88
475_1

H
H

+3VS_CLK

PCIE0
PCIE0#

FSA

PCICLK5
PCICLK4
PCICLK3
PCICLK2
SELLCD_27#

PCICLK0

C51

C52

0.1U

0.1U

U3 ICS954310BGLFT

21

VDDPCIEX1

28

VDDPCIEX2

42

VDDPCIEX3

34

VDD

50

VDDCPU

45

VDDA

46

GNDA

58

X1

57

X2

17

27FIX/LCD_SSCGT/PCIEX0T

18

27SS/LCD_SSCGC/PCIEX0C

12

FSLA/USB_48MHz

16

FSLB/TEST_MODE

5

SELPCIEX0_LCD#PCICLK5

4

PCICLK4

3

PCICLK3

64

PCICLK2/REQ_SEL

9

SELLCD_27#/PCICLK_F1

8

ITP_EN/PCICLK_F0

54

SCLK

55

SDATA

47

IREF

2

GND1

6

GND2

13

GND3

29

GND4

37

GND5

53

GND6

59

GND7

Int. PU: PIN5, PIN9, PIN32, PIN33, PIN34
Int. PD: PIN64

L1 120/400mA

L2
120/400mA

1

7

VDDPCI1

VDDPCI2

CPUCLKT2_ITP/PCIEXT8

CPUCLKC2_ITP/PCIEXC8

REF1/FSLC/TEST_SEL

+3VS_VDDPCI

C58
10U/10V

VDDREF

PCI/PCIEX_STOP#

CPU_STOP#

CPUCLKT1
CPUCLKC1

CPUCLKT0
CPUCLKC0

PEREQ1#/PCIEXT7
PEREQ2#/PCIEXC7

PCIEXT6
PCIEXC6

PCIEXT5
PCIEXC5

PCIEXT4
PCIEXC4

PCIEXT3
PCIEXC3

PCIEXT2
PCIEXC2

PCIEXT1
PCIEXC1

SATACLKT
SATACLKC

DOTT_96MHz

DOTC_96MHz

PEREQ3#
PEREQ4#

Vtt_PwrGd#/PD

VDD48

REF0

C59

0.1U

C53
10U/10V

11
56
63
62

49
48

52
51

44
43

41
40

39
38

36
35

30
31

24
25

22
23

19
20

26
27

14
15

32
33

10

61
60

+3VS_CLK

C60

0.1U

+3VS_VDDREF

CLK_MCH
CLK_MCH#

CLK_CPU
CLK_CPU#

PEREQ#1
PEREQ#2

PCIE6
PCIE6#

PCIE5
PCIE#5

PCIE4
PCIE#4

PCIE3
PCIE#3

PCIE2
PCIE#2

PCIE1
PCIE#1

SATACLKT
SATACLKC

DOT96
DOT96#

PEREQ#3
PEREQ#4

C55

C54

0.1U

0.1U

R31

2.2

L88 120/400mA
L89 120/400mA

R42 33
R43 33

R45 33
R46 33

R51 10KR659 33
R687 33
R688 33
R53 10K
R57 33
R58 33

R60 33
R62 33

R66 33
R67 33

R70 33
R73 33

R75 33
R78 33

R81 33
R83 33

R750 33_*
R749 33_*

R86 33_*
R87 33_*

R89 10K_*
R91 10K_*

L92 120/400mA

R92 2.2K

REF1

R93 33

REF0

R94 33

PEREQ#3

PEREQ#4

+3VS_CLK

C56

0.1U

+3VS_VDD48

C61
10U/10V

STP_PCI# 22
STP_CPU# 22

T11
T12

R90 10K_*

D61 1SS355

1 2

C57

0.1U

R32
1

C62

0.1U

C65 0.1U

CLK_MCH_BCLK 8
CLK_MCH_BCLK# 8

CLK_CPU_BCLK 4
CLK_CPU_BCLK# 4

CLK_PCIE_ICH 21
CLK_PCIE_ICH# 21

CLK_PCIE_LAN 30
CLK_PCIE_LAN# 30

CLK_PCIE_MINICARD0 31
CLK_PCIE_MINICARD#0 31

CLK_PCIE_MINICARD1 31
CLK_PCIE_MINICARD#1 31

CLK_MCH_3GPLL 9
CLK_MCH_3GPLL# 9

CLK_PCIE_NEWCARD 32
CLK_PCIE_NEWCARD# 32

CLK_PCIE_VGA 17
CLK_PCIE_VGA# 17

CLK_SATA_ICH 20
CLK_SATA_ICH# 20

DREFCLKIN 9
DREFCLKIN# 9

+3VS
CLK_EN# 50

CPU_BSEL2 4
CLK_SIO14 26
CLK_ICH14 22

CLK_REQ_NEWCARD# 32

CLK_REQ_MINICARD# 31

PLACE termination close to source IC

CLK_MCH_BCLK
CLK_MCH_BCLK#

CLK_CPU_BCLK
CLK_CPU_BCLK#

CLK_PCIE_LAN
CLK_PCIE_LAN#

CLK_PCIE_MINICARD0
CLK_PCIE_MINICARD#0

CLK_PCIE_MINICARD1
CLK_PCIE_MINICARD#1

CLK_MCH_3GPLL
CLK_MCH_3GPLL#

CLK_PCIE_ICH
CLK_PCIE_ICH#

CLK_PCIE_VGA
CLK_PCIE_VGA#

CLK_PCIE_NEWCARD
CLK_PCIE_NEWCARD#

CLK_SATA_ICH
CLK_SATA_ICH#

DREFCLKIN
DREFCLKIN#

DREFSSCLKIN
DREFSSCLKIN#

PEREQ#1: PCIEX0, PCIEX6
PEREQ#2: PCIEX1, PCIEX8
PEREQ#3: PCIEX2, PCIEX4
PEREQ#4: PCIEX3, PCIEX5, PCIEX7

R34 49.9_1
R35 49.9_1

R37 49.9_1
R38 49.9_1

R39 49.9_1
R40 49.9_1

R41 49.9_1C64
R44 49.9_1

R47 49.9_1
R48 49.9_1

R52 49.9_1
R55 49.9_1

R59 49.9_1
R63 49.9_1

R68 49.9_1
R71 49.9_1

R689 49.9_1
R690 49.9_1

R744 0
R745 0

0Ω :PATA

49.9Ω :SATA

R76 0
R79 0

R84 0
R85 0

0 Ω :PM

49.9Ω :GM

+3VS

+3VS 6,9,11,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61

5

4

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

CLK ICS954310AGLF

Size Document Number Rev
Custom

A8J/F

3

2

Date: Sheet

763Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

H_XRCOMP

R95

24.9_1

D D

+VCCP

R97

54.9_1

H_XSCOMP

+VCCP

R99

C C

B B

221_1

R101
100_1

+VCCP

R103
221_1

R104
100_1

10/20mils

H_YRCOMP

+VCCP

H_XSWING

C75

0.1U

H_YSWING

C78

0.1U

R96

24.9_1

R98

54.9_1

H_YSCOMP

12/20mils

10/20mils

5.5/20 mils5.5/20 mils

12/20mils

+VCCP

+VCCP

R100
100_1

R102
200_1

<500 mil (55 Ohm)
T/B trace 5.5 ,
Space 25

C76

0.1U

H_D#[0..63]4

CLK_MCH_BCLK7

CLK_MCH_BCLK#7

H_D#[0..63]

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

H_XRCOMP
H_XSCOMP
H_XSWING

H_YRCOMP
H_YSCOMP H_REQ#4
H_YSWING

CLK_MCH_BCLK
CLK_MCH_BCLK#

U4A CALISTOGA_Q137

F1

H_D#_0

J1

H_D#_1

H1

H_D#_2

J6

H_D#_3

H3

H_D#_4

K2

H_D#_5

G1

H_D#_6

G2

H_D#_7

K9

H_D#_8

K1

H_D#_9

K7

H_D#_10

J8

H_D#_11

H4

H_D#_12

J3

H_D#_13

K11

H_D#_14

G4

H_D#_15

T10

H_D#_16

W11

H_D#_17

T3

H_D#_18

U7

H_D#_19

U9

H_D#_20

U11

H_D#_21

T11

H_D#_22

W9

H_D#_23

T1

H_D#_24

T8

H_D#_25

T4

H_D#_26

W7

H_D#_27

U5

H_D#_28

T9

H_D#_29

W6

H_D#_30

T5

H_D#_31

AB7

H_D#_32

AA9

H_D#_33

W4

H_D#_34

W3

H_D#_35

Y3

H_D#_36

Y7

Y10
AB8

AA4
AA7
AA2
AA6

AA10

AA1
AB4

AC9
AB11
AC11

AB3
AC2
AD1
AD9
AC1
AD7
AC6

AB5

AD10

AD4
AC8

AG2
AG1

W5

W2

Y8

E1
E2
E4

Y1
U1

W1

H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63

H_XRCOMP
H_XSCOMP
H_XSWING

H_YRCOMP
H_YSCOMP
H_YSWING

H_CLKIN
H_CLKIN#

HOST

H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8

H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31

H_ADS#
H_ADSTB#_0
H_ADSTB#_1

H_AVREF

H_BNR#

H_BPRI#

H_BREQ#0

H_CPURST#

H_DBSY#

H_DEFER#

H_DPWR#

H_DRDY#
H_DVREF

H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3

H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3

H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

H_HIT#

H_HITM#

H_LOCK#

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4

H_RS#_0
H_RS#_1
H_RS#_2

H_SLPCPU#

H_TRDY#

H9
C9
E11
G11
F11
G12
F9
H11
J12
G14
D9
J14
H13
J15
F14
D12
A11
C11
A12
A13
E13
G13
F12
B12
B14
C12
A14
C14
D14

E8
B9
C13
J13
C6
F6
C7
B7
A7
C3
J9
H8
K13

J7
W8
U3
AB10

K4
T7
Y5
AC4

K3
T6
AA5
AC5

D3
D4
B3

D8
G8
B8
F8
A8

B4
E6
D6

E3
E7

H_A#[3..31]

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

H_ADS#
H_ADSTB#0
H_ADSTB#1

H_BNR#
H_BPRI#
H_BREQ#0
H_CPURST#
H_DBSY#
H_DEFER#
H_DPWR#
H_DRDY#

H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3

H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3

H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3

H_HIT#
H_HITM#
H_LOCK#

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3

H_RS#0
H_RS#1
H_RS#2

H_TRDY#

H_A#[3..31] 4

R105 0

H_ADS# 4
H_ADSTB#0 4
H_ADSTB#1 4

H_BNR# 4
H_BPRI# 4
H_BR0# 4
H_CPURST# 4
H_DBSY# 4
H_DEFER# 4
H_DPWR# 4
H_DRDY# 4

H_DINV#0 4
H_DINV#1 4
H_DINV#2 4
H_DINV#3 4

H_DSTBN#0 4
H_DSTBN#1 4
H_DSTBN#2 4
H_DSTBN#3 4

H_DSTBP#0 4
H_DSTBP#1 4
H_DSTBP#2 4
H_DSTBP#3 4

H_HIT# 4
H_HITM# 4
H_LOCK# 4

H_VREF

H_REQ#[4..0] 4

H_RS#[0..2] 4

H_CPUSLP# 4,20
H_TRDY# 4

+VCCP 4,5,6,11,12,20,23,52

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Galistoga--CPU

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

863Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

D40
D38

F34
G38
H34
J38
L34
M38
N34
P38
R34
T38
V34
W38
Y34
AA38
AB34
AC38

D34
F38
G34
H38
J34
L38
M34
N38
P34
R38
T34
V38
W34
Y38
AA34
AB38

F36
G40
H36
J40
L36
M40
N36
P40
R36
T40
V36
W40
Y36
AA40
AB36
AC40

D36
F40
G36
H40
J36
L40
M36
N40
P36
R40
T36
V40
W36
Y40
AA36
AB40

PEG_COMP

EXP_RXN0
EXP_RXN1
EXP_RXN2
EXP_RXN3
EXP_RXN4
EXP_RXN5
EXP_RXN6
EXP_RXN7
EXP_RXN8
EXP_RXN9
EXP_RXN10
EXP_RXN11
EXP_RXN12
EXP_RXN13
EXP_RXN14
EXP_RXN15

EXP_RXP0
EXP_RXP1
EXP_RXP2
EXP_RXP3
EXP_RXP4
EXP_RXP5
EXP_RXP6
EXP_RXP7
EXP_RXP8
EXP_RXP9
EXP_RXP10
EXP_RXP11
EXP_RXP12
EXP_RXP13
EXP_RXP14
EXP_RXP15

EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
EXP_TXN8
EXP_TXN9
EXP_TXN10
EXP_TXN11
EXP_TXN12
EXP_TXN13
EXP_TXN14
EXP_TXN15

EXP_TXP0
EXP_TXP1
EXP_TXP2
EXP_TXP3
EXP_TXP4
EXP_TXP5
EXP_TXP6
EXP_TXP7
EXP_TXP8
EXP_TXP9
EXP_TXP10
EXP_TXP11
EXP_TXP12
EXP_TXP13
EXP_TXP14
EXP_TXP15

1

+1.5VS_PCIE

R106

24.9_1

963Thursday, October 06, 2005

1.1

of

EXP_RXN[0..15]
EXP_RXP[0..15]

U4B CALISTOGA_Q137

T32

RSVD_1

R32

RSVD_2

F3

RSVD_3

F7

RSVD_4

PM_EXTTS#0
PM_EXTTS#1

AG11

AF11

G16
E16
D15
G15
K15
C15
H16
G18
H15

K27

G28
H26

AH33
AH34

H28
H27
K28
H32

C41

BA41
BA40
BA39

BA3
BA2
BA1
B41

AY41

AY1

AW41

AW1

A40
A39

J19
K30
J29
A41
A35
A34
D28
D27

K16
K18
J18
F18
E15
F15
E18
D19
D16

J25
J26

F25

H7

G6

D1
C1

B2

A4
A3

RSVD_5
RSVD_6
RSVD_7
RSVD_8
TV_DCONSEL_0
TV_DCONSEL_1
RSVD_11
RSVD_12
RSVD_13
RSVD_14
RSVD_15

CFG_0
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
CFG_6
CFG_7
CFG_8
CFG_9
CFG_10
CFG_11
CFG_12
CFG_13
CFG_14
CFG_15
CFG_16
CFG_17
CFG_18
CFG_19
CFG_20

PM_BMBUSY#
PM_EXTTS#_0
PM_EXTTS#_1
PM_THRMTRIP#
PWROK
RSTIN#

SDVO_CTRLCLK
SDVO_CTRLDATA
ICH_SYNC#
CLK_REQ#

NC0
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8
NC9
NC10
NC11
NC12
NC13
NC14
NC15
NC16
NC17
NC18

D D

011=667MHz

IMVPOK22

PLT_RST#

001=533MHz

T8

R112 100

T9
T10

PM_EXTTS#0
PM_EXTTS#1

+VCCP_GMCH 11,12
+1.5VS 5,11,12,17,23,31,32,38,52
+1.8V 12,14,15,38,53
+3VS 6,7,11,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61

5

MCH_BSEL07
MCH_BSEL17
MCH_BSEL27

MCH_CFG_513
MCH_CFG_713

MCH_CFG_913
MCH_CFG_1013
MCH_CFG_1113
MCH_CFG_1213
MCH_CFG_1313

GMCH_THRMTRIP#6

MCH_ICH_SYNC#21

+3VS

+VCCP_GMCH

+1.5VS

+1.8V

+3VS

MCH_CFG_1513
MCH_CFG_1613

MCH_CFG_1813
MCH_CFG_1913

PM_BMBUSY#22

R113 10K
R114 10K

C C

B B

A A

RSVD

CFG

PM

MISC NC

SM_OCDCOMP_0
SM_OCDCOMP_1

DDR MUXINGCLK

D_REFSSCLKIN#

D_REFSSCLKIN

DMI

SM_RCOMP#

SM_RCOMP
SM_VREF_0

SM_VREF_1

D_REFCLKIN#

D_REFCLKIN

DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3

DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3

DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3

DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3

SM_CK_0
SM_CK_1
SM_CK_2
SM_CK_3

SM_CK#_0
SM_CK#_1
SM_CK#_2
SM_CK#_3

SM_CKE_0
SM_CKE_1
SM_CKE_2
SM_CKE_3

SM_CS#_0
SM_CS#_1
SM_CS#_2
SM_CS#_3

SM_ODT_0
SM_ODT_1
SM_ODT_2
SM_ODT_3

G_CLKIN#

G_CLKIN

4

AY35
AR1
AW7
AW40

AW35
AT1
AY7
AY40

AU20
AT20
BA29
AY29

AW13
AW12
AY21
AW21

AL20
AF10

BA13
BA12
AY20
AU21

AV9
AT9

AK1
AK41

AF33
AG33
A27
A26
C40
D41

AE35
AF39
AG35
AH39

AC35
AE39
AF35
AG39

AE37
AF41
AG37
AH41

AC37
AE41
AF37
AG41

+1.5VS

+1.5VS

+1.5VS

M_CKE0
M_CKE1
M_CKE2
M_CKE3

M_CS#0
M_CS#1
M_CS#2
M_CS#3

M_OCDCOMP0
M_OCDCOMP1

M_ODT0
M_ODT1
M_ODT2
M_ODT3

M_RCOMP#
M_RCOMP

DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3

DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

R115 0
R116 0_*

R118 0

R126 150_1_*
R127 150_1_*
R129 150_1_*

M_CLK_DDR0 14
M_CLK_DDR1 14
M_CLK_DDR2 15
M_CLK_DDR3 15

M_CLK_DDR#0 14
M_CLK_DDR#1 14
M_CLK_DDR#2 15
M_CLK_DDR#3 15

R108 40.2_1_*
R109 40.2_1_*

R110 80.6_1
R111 80.6_1

TV_IRTN

TV_IREF

1 2

0

3 4

0

5 6

0

7 8

0

M_CKE[0..3] 14,15,16

M_CS#[0..3] 14,15,16

M_ODT[0..3] 14,15,16

+1.8V

VTT_REF

CLK_MCH_3GPLL# 7
CLK_MCH_3GPLL 7
DREFCLKIN# 7
DREFCLKIN 7
DREFSSCLKIN# 7
DREFSSCLKIN 7

DMI_TXN[0..3] 21

DMI_TXP[0..3] 21

DMI_RXN[0..3] 21

DMI_RXP[0..3] 21

+1.5VS:PM
GND :GM

+1.5VS:PM

4.99KΩ:GM

TVDAC_A_GM

RN3A

TVDAC_B_GM

RN3B

TVDAC_C_GM

RN3C
RN3D

+1.5VS:PM
150 Ω :GM

TVDAC_A_GM
TVDAC_B_GM
TVDAC_C_GM

Layout Note: Route as
short as possible.

+VCCP_GMCH

+VCCP_GMCH

3

DAC_VSYNC_NV17,19
DAC_HSYNC_NV17,19

R107 1.5K_1

1 2

0

3 4

0

5 6

0

7 8

0

R117 150_1_*
R119 150_1_*
R121 150_1_*R120 4.99K_1_*

R122 0
R123 0_*

R128 0_*
R130 0_*

R131 0
R132 0

LCD_BACKEN_GM18

EDID_CLK_GM18

EDID_DATA_GM18

L_IBG

LCD_VDD_EN_GM18

LVDS_CLKAN_GM18
LVDS_CLKAP_GM18
LVDS_CLKBN_GM18
LVDS_CLKBP_GM18

LVDS_YA0N_GM18
LVDS_YA1N_GM18
LVDS_YA2N_GM18

LVDS_YA0P_GM18
LVDS_YA1P_GM18
LVDS_YA2P_GM18

LVDS_YB0N_GM18
LVDS_YB1N_GM18
LVDS_YB2N_GM18

LVDS_YB0P_GM18
LVDS_YB1P_GM18
LVDS_YB2P_GM18

TVDAC_A_GM19
TVDAC_B_GM19
TVDAC_C_GM19

DAC_B_GM19
DAC_G_GM19
DAC_R_GM19

DDC2BC_GM19
DDC2BD_GM19

R125 255_1

RN1A
RN1B
RN1C
RN1D

DAC_GM#

DAC_B_GM
DAC_G_GM
DAC_R_GM
DAC_GM#

CRT_HSYNC
CRT_IREF
CRT_VSYNC

DAC_R_GM
DAC_G_GM
DAC_B_GM

+VCCP :PM
150 Ω :GM

DAC_B_GM
DAC_G_GM
DAC_R_GM

+VCCP :PM
GND :GM

CRT_VSYNC
CRT_HSYNC

GND :PM
DAC :GM

T15
T16

L_IBG

TVDAC_A_GM
TVDAC_B_GM
TVDAC_C_GM

TV_IREF
TV_IRTN

U4C CALISTOGA_Q137

D32

L_BKLTCTL

J30

L_BKLTEN

H30

L_CLK_CTLA

H29

L_DATA_CTLB

G26

L_DDC_CLK

G25

L_DDC_DATA

B38

L_IBG

C35

L_VBG

F32

L_VDDEN

C33

L_VREFH

C32

L_VREFL

A33

LA_CLK#

A32

LA_CLK

E27

LB_CLK#

E26

LB_CLK

C37
B35
A37

B37
B34
A36

G30
D30
F29

F30
D29
F28

A16
C18
A19

J20
B16
B18
B19

E23
D23
C22
B22
A21
B21

C26
C25
G23

J22
H23

2

LA_DATA#_0
LA_DATA#_1
LA_DATA#_2

LA_DATA_0
LA_DATA_1
LA_DATA_2

LB_DATA#_0
LB_DATA#_1
LB_DATA#_2

LB_DATA_0
LB_DATA_1
LB_DATA_2

TV_DACA_OUT
TV_DACB_OUT
TV_DACC_OUT

TV_IREF
TV_IRTNA
TV_IRTNB
TV_IRTNC

CRT_BLUE
CRT_BLUE#
CRT_GREEN
CRT_GREEN#
CRT_RED
CRT_RED#

CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_IREF
CRT_VSYNC

LVDS

TV

VGA

EXP_TXP[0..15]

EXP_TXN[0..15]

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Galistoga--PCIE

Size Document Number Rev
Custom

A8J/F

Date: Sheet

EXP_RXN[0..15] 17
EXP_RXP[0..15] 17

EXP_A_COMPI

EXP_A_COMPO

EXP_A_RXN_0
EXP_A_RXN_1
EXP_A_RXN_2
EXP_A_RXN_3
EXP_A_RXN_4
EXP_A_RXN_5
EXP_A_RXN_6
EXP_A_RXN_7
EXP_A_RXN_8

EXP_A_RXN_9
EXP_A_RXN_10
EXP_A_RXN_11
EXP_A_RXN_12
EXP_A_RXN_13
EXP_A_RXN_14
EXP_A_RXN_15

EXP_A_RXP_0

EXP_A_RXP_1

EXP_A_RXP_2

EXP_A_RXP_3

EXP_A_RXP_4

EXP_A_RXP_5

EXP_A_RXP_6

EXP_A_RXP_7

EXP_A_RXP_8

EXP_A_RXP_9
EXP_A_RXP_10
EXP_A_RXP_11
EXP_A_RXP_12
EXP_A_RXP_13
EXP_A_RXP_14
EXP_A_RXP_15

EXP_A_TXN_0

EXP_A_TXN_1

EXP_A_TXN_2

EXP_A_TXN_3

EXP_A_TXN_4

EXP_A_TXN_5

EXP_A_TXN_6

EXP_A_TXN_7

EXP_A_TXN_8

PCI-EXPRESS GRAPHICS

EXP_A_TXN_9
EXP_A_TXN_10
EXP_A_TXN_11
EXP_A_TXN_12
EXP_A_TXN_13
EXP_A_TXN_14
EXP_A_TXN_15

EXP_A_TXP_0

EXP_A_TXP_1

EXP_A_TXP_2

EXP_A_TXP_3

EXP_A_TXP_4

EXP_A_TXP_5

EXP_A_TXP_6

EXP_A_TXP_7

EXP_A_TXP_8

EXP_A_TXP_9

EXP_A_TXP_10
EXP_A_TXP_11
EXP_A_TXP_12
EXP_A_TXP_13
EXP_A_TXP_14
EXP_A_TXP_15

EXP_TXP[0..15] 17

EXP_TXN[0..15] 17

5

D D

4

3

2

1

M_A_DQ[0..63]14

M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20

C C

B B

M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63

U4D CALISTOGA_Q137

AJ35

SA_DQ0

AJ34

SA_DQ1

AM31

SA_DQ2

AM33

SA_DQ3

AJ36

SA_DQ4

AK35

SA_DQ5

AJ32

SA_DQ6

AH31

SA_DQ7

AN35

SA_DQ8

AP33

SA_DQ9

AR31

SA_DQ10

AP31

SA_DQ11

AN38

SA_DQ12

AM36

SA_DQ13

AM34

SA_DQ14

AN33

SA_DQ15

AK26

SA_DQ16

AL27

SA_DQ17

AM26

SA_DQ18

AN24

SA_DQ19

AK28

SA_DQ20

AL28

SA_DQ21

AM24

SA_DQ22

AP26

SA_DQ23

AP23

SA_DQ24

AL22

SA_DQ25

AP21

SA_DQ26

AN20

SA_DQ27

AL23

SA_DQ28

AP24

SA_DQ29

AP20

SA_DQ30

AT21

SA_DQ31

AR12

SA_DQ32

AR14

SA_DQ33

AP13

SA_DQ34

AP12

SA_DQ35

AT13

SA_DQ36

AT12

SA_DQ37

AL14

SA_DQ38

AL12

SA_DQ39

AK9

SA_DQ40

AN7

SA_DQ41

AK8

SA_DQ42

AK7

SA_DQ43

AP9
AN9
AT5
AL5
AY2

AW2

AP1
AN2
AV2
AT3
AN1
AL2
AG7
AF9
AG4
AF6
AG9
AH6
AF4
AF8

SA_DQ44
SA_DQ45
SA_DQ46
SA_DQ47
SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54
SA_DQ55
SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63

DDR SYSTEM MEMORY A

SA_RCVENOUT#

SA_BS_0
SA_BS_1
SA_BS_2

SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6

SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8

SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13

SA_RAS#

SA_RCVENIN#

SA_WE#

AU12
AV14
BA20

AY13
AJ33
AM35
AL26
AN22
AM14
AL9
AR3
AH4

AK33
AT33
AN28
AM22
AN12
AN8
AP3
AG5
AK32
AU33
AN27
AM21
AM12
AL8
AN3
AH5

AY16
AU14
AW16
BA16
BA17
AU16
AV17
AU17
AW17
AT16
AU13
AT17
AV20
AV12

AW14
AK23
AK24
AY14

M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13

T17
T19

M_A_BS#0 14,16
M_A_BS#1 14,16
M_A_BS#2 14,16
M_A_CAS# 14,16

M_A_DM[0..7] 14

M_A_DQS[0..7] 14

M_A_DQS#[0..7] 14

M_A_A[0..13] 14,16

M_A_RAS# 14,16

M_A_WE# 14,16

M_B_DQ[0..63]15

M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

U4E CALISTOGA_Q137

AK39

SB_DQ0

AJ37

SB_DQ1

AP39

SB_DQ2

AR41

SB_DQ3

AJ38

SB_DQ4

AK38

SB_DQ5

AN41

SB_DQ6

AP41

SB_DQ7

AT40

SB_DQ8

AV41

SB_DQ9

AU38

SB_DQ10

AV38

SB_DQ11

AP38

SB_DQ12

AR40

SB_DQ13

AW38

SB_DQ14

AY38

SB_DQ15

BA38

SB_DQ16

AV36

SB_DQ17

AR36

SB_DQ18

AP36

SB_DQ19

BA36

SB_DQ20

AU36

SB_DQ21

AP35

SB_DQ22

AP34

SB_DQ23

AY33

SB_DQ24

BA33

SB_DQ25

AT31

SB_DQ26

AU29

SB_DQ27

AU31

SB_DQ28

AW31

SB_DQ29

AV29

SB_DQ30

AW29

SB_DQ31

AM19

SB_DQ32

AL19

SB_DQ33

AP14

SB_DQ34

AN14

SB_DQ35

AN17

SB_DQ36

AM16

SB_DQ37

AP15

SB_DQ38

AL15

SB_DQ39

AJ11

SB_DQ40

AH10

SB_DQ41

AJ9

SB_DQ42

AN10
AK13
AH11
AK10

BA10

AW10

BA4

AW4

AY10

AY9

AW5

AY5
AV4
AR5
AK4
AK3
AT4
AK5

SB_DQ43
SB_DQ44
SB_DQ45
SB_DQ46

AJ8

SB_DQ47
SB_DQ48
SB_DQ49
SB_DQ50
SB_DQ51
SB_DQ52
SB_DQ53
SB_DQ54
SB_DQ55
SB_DQ56
SB_DQ57
SB_DQ58
SB_DQ59
SB_DQ60
SB_DQ61

AJ5

SB_DQ62

AJ3

SB_DQ63

DDR SYSTEM MEMORY B

SB_BS_0
SB_BS_1
SB_BS_2

SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6

SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8

SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13

SB_RAS#

SB_RCVENIN#

SB_RCVENOUT#

SB_WE#

AT24
AV23
AY28

AR24
AK36
AR38
AT36
BA31
AL17
AH8
BA5
AN4

AM39
AT39
AU35
AR29
AR16
AR10
AR7
AN5
AM40
AU39
AT35
AP29
AP16
AT10
AT7
AP5

AY23
AW24
AY24
AR28
AT27
AT28
AU27
AV28
AV27
AW27
AV24
BA27
AY27
AR23

AU23
AK16
AK18
AR27

M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13

T18
T20

M_B_BS#0 15,16
M_B_BS#1 15,16
M_B_BS#2 15,16
M_B_CAS# 15,16

M_B_DM[0..7] 15

M_B_DQS[0..7] 15

M_B_DQS#[0..7] 15

M_B_A[0..13] 15,16

M_B_RAS# 15,16

M_B_WE# 15,16

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Calistoga--DDR2

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

10 63Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

+1.5VS +1.5VS_PCIE

L3 80/2A

D D

+1.5VS

L4 120/400mA

+2.5VS

C C

NOTE:0.1uF caps in

1.5SxPLL need to be
located as edge caps
within 200 mils.

+1.5VS

L9 120/400mA

B B

L10 120/400mA

L11 120/400mA

L12 120/400mA

A A

+1.5VS
+2.5VS

+3VS

+VCCP

C90
10U/10V

12

+

CE19
220U/2V

C86
10U/10V

C91

0.1U

+1.5VS

12

+

CE21
220U/2V

12

+

CE22
220U/2V

C115
22U/6.3V

C117
22U/6.3V

+1.5VS 5,9,12,17,23,31,32,38,52
+2.5VS 17,19,38,54
+3VS 6,7,9,13,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+VCCP 4,5,6,8,12,20,23,52

5

C80
10U/10V

+1.5VS_3GPLL

C87

0.1U

+3VS

R141 0

+1.5VS_DPLLA

C106

0.1U

+1.5VS_DPLLB

C108

0.1U

+1.5VS_HPLL

C116

0.1U

+1.5VS_MPLL

C118

0.1U

C81

0.1U

+VCCP_GMCH

+1.5VS

L7
120/400mA_*

+VCCA_TVDACA +VCCA_TVDACB

C94

0.022U_*

+1.5VS +VCCD_TVDAC +VCCD_TVDACQ

R144 0

R133 0_*

+2.5VS

R134 0

R135 0_*

+2.5VS

R136 0

+2.5VS

R137 0

R138 0_*

+2.5VS

R139 0
L6

120/400mA_*

+3VS

R140 0

C95

C96

0.1U_*

0.022U_*

R142 0_*

+1.5VS

R143 0

C100

0.022U_*

+3VS

C109
10U/10V

NOTE:0.1UF CAPS USED IN
+1.5VS, +3.3VS
+2.5VS should be placed within
200 mils of edge.

L5
120/400mA_*

C97

0.1U_*

L8
120/400mA

C101

0.1U_*

4

+VCC_SYNC

+VCC_TXLVDS

+VCCA_CRTDAC

C88

0.022U_*

+VCCA_LVDS

+VCCA_TVBG

+VCCA_TVDACC

+VCCD_LVDS

+1.5VS

C110

0.1U

C92

0.022U_*

C98

0.022U_*

C102

0.022U_*

12

+

CE8
220U/2V

C89

0.1U_*

C93

0.1U_*

C99

0.1U_*

C103

0.1U_*

+2.5VS:GM
GND :PM

+2.5VS:GM
GND :PM

+2.5VS:GM
+VCCP :PM

+2.5VS:GM
GND :PM

+3VS :GM
+1.5VS:PM

+3VS :GM
+1.5VS:PM

+1.5VS:GM
GND :PM

C111
10U/10V

+1.5VS_PCIE

+1.5VS_3GPLL

+2.5VS

+1.5VS_DPLLA
+1.5VS_DPLLB

+1.5VS_HPLL

+1.5VS_MPLL

+1.5VS

+VCCD_TVDAC

+3VS

+VCCD_TVDACQ

+1.5VS

C112

0.1U

+VCC_SYNC
+VCC_TXLVDS

+VCCA_CRTDAC

+VCCA_LVDS

+VCCA_TVBG

+VCCA_TVDACA
+VCCA_TVDACB
+VCCA_TVDACC

+VCCD_LVDS

U4H CALISTOGA_Q137

H22

VCCSYNC

C30

VCC_TXLVDS0

B30

VCC_TXLVDS1

A30

VCC_TXLVDS2

AJ41

VCC3G0

AB41

VCC3G1

Y41

VCC3G2

V41

VCC3G3

R41

VCC3G4

N41

VCC3G5

L41

VCC3G6

AC33

VCCA_3GPLL

G41

VCCA_3GBG

H41

VSSA_3GBG

F21

VCCA_CRTDAC0

E21

VCCA_CRTDAC1

G21

VSSA_CRTDAC

B26

VCCA_DPLLA

C39

VCCA_DPLLB

AF1

VCCA_HPLL

A38

VCCA_LVDS

B39

VSSA_LVDS

AF2

VCCA_MPLL

H20

VCCA_TVBG

G20

VSSA_TVBG

E19

VCCA_TVDACA0

F19

VCCA_TVDACA1

C20

VCCA_TVDACB0

D20

VCCA_TVDACB1

E20

VCCA_TVDACC0

F20

VCCA_TVDACC1

AH1

VCCD_HMPLL0

AH2

3

A28
B28
C28

D21
A23

B23
B25

H19

AK31

AF31
AE31
AC31

AL30
AK30

AJ30
AH30
AG30

AF30
AE30
AD30
AC30
AG29

AF29
AE29
AD29
AC29
AG28

AF28
AE28
AH22

AJ21
AH21

AJ20
AH20
AH19

P19
P16

AH15

P15
AH14
AG14

AF14

AE14

Y14

AF13

AE13

AF12
AE12
AD12

VCCD_HMPLL1
VCCD_LVDS0

VCCD_LVDS1
VCCD_LVDS2

VCCD_TVDAC
VCC_HV0

VCC_HV1
VCC_HV2

VCCD_QTVDAC
VCCAUX0

VCCAUX1
VCCAUX2
VCCAUX3
VCCAUX4
VCCAUX5
VCCAUX6
VCCAUX7
VCCAUX8
VCCAUX9
VCCAUX10
VCCAUX11
VCCAUX12
VCCAUX13
VCCAUX14
VCCAUX15
VCCAUX16
VCCAUX17
VCCAUX18
VCCAUX19
VCCAUX20
VCCAUX21
VCCAUX22
VCCAUX23
VCCAUX24
VCCAUX25
VCCAUX26
VCCAUX27
VCCAUX28
VCCAUX29
VCCAUX30
VCCAUX31
VCCAUX32
VCCAUX33
VCCAUX34
VCCAUX35
VCCAUX36
VCCAUX37
VCCAUX38
VCCAUX39
VCCAUX40

POWER

VTT_0
VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8

VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
VTT_23
VTT_24
VTT_25
VTT_26
VTT_27
VTT_28
VTT_29
VTT_30
VTT_31
VTT_32
VTT_33
VTT_34
VTT_35
VTT_36
VTT_37
VTT_38
VTT_39
VTT_40
VTT_41
VTT_42
VTT_43
VTT_44
VTT_45
VTT_46
VTT_47
VTT_48
VTT_49
VTT_50
VTT_51
VTT_52
VTT_53
VTT_54
VTT_55
VTT_56
VTT_57
VTT_58
VTT_59
VTT_60
VTT_61
VTT_62
VTT_63
VTT_64
VTT_65
VTT_66
VTT_67
VTT_68
VTT_69
VTT_70
VTT_71
VTT_72
VTT_73
VTT_74
VTT_75
VTT_76

AC14
AB14
W14
V14
T14
R14
P14
N14
M14
L14
AD13
AC13
AB13
AA13
Y13
W13
V13
U13
T13
R13
N13
M13
L13
AB12
AA12
Y12
W12
V12
U12
T12
R12
P12
N12
M12
L12
R11
P11
N11
M11
R10
P10
N10
M10
P9
N9
M9
R8
P8
N8
M8
P7
N7
M7
R6
P6
M6
A6
R5
P5
N5
M5
P4
N4
M4
R3
P3
N3
M3
R2
P2
M2
D2
AB1
R1
P1
N1
M1

2

+VCCP

VTTLF_CAP3

VTTLF_CAP2
VTTLF_CAP1

PLACE IN CAVITY

C82

0.47U

C104

0.47U

C113

C114

0.47U

0.22U

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Size Document Number Rev
Custom

Date: Sheet

PLACE ON THE EDGE

C85
10U/10V

Calistoga--PWR

A8J/F

C84

0.22U

+VCCP

12

+

CE20
220U/2V

1

11 63Thursday, October 06, 2005

1.1

of

+VCCP_GMCH

D D

C C

B B

A A

AA33

W33

AA32

W32

M32

AA31

W31

M31

AA30

W30

M30

AA29

W29

M29

AB28
AA28

M28

M27

M25

M24
AB23
AA23

M23
AC22

AB22

W22

M22
AC21

AA21

W21

M21
AC20

AB20

W20

M20
AB19

AA19

M19

M18

M17

M16

P33
N33
L33

Y32
V32

P32
N32

L32

V31
T31
R31
P31
N31

Y30
V30

U30
T30
R30
P30
N30

L30
Y29
V29

U29
R29
P29

L29

Y28
V28
U28
T28
R28
P28
N28

L28
P27
N27

L27
P26
N26
L26
N25

L25
P24
N24

Y23
P23
N23

L23

Y22
P22

N22
L22

N21
L21

Y20
P20

N20
L20

Y19
N19

L19
N18

L18
P17
N17

N16
L16

J33

J32

5

U4F CALISTOGA_Q137

VCC_0
VCC_1
VCC_2
VCC_3
VCC_4
VCC_5
VCC_6
VCC_7
VCC_8
VCC_9
VCC_10
VCC_11
VCC_12
VCC_13
VCC_14
VCC_15
VCC_16
VCC_17
VCC_18
VCC_19
VCC_20
VCC_21
VCC_22
VCC_23
VCC_24
VCC_25
VCC_26
VCC_27
VCC_28
VCC_29
VCC_30
VCC_31
VCC_32
VCC_33
VCC_34
VCC_35
VCC_36
VCC_37
VCC_38
VCC_39
VCC_40
VCC_41
VCC_42
VCC_43
VCC_44
VCC_45
VCC_46
VCC_47
VCC_48
VCC_49
VCC_50
VCC_51
VCC_52
VCC_53
VCC_54
VCC_55
VCC_56
VCC_57
VCC_58
VCC_59
VCC_60
VCC_61
VCC_62
VCC_63
VCC_64
VCC_65
VCC_66
VCC_67
VCC_68
VCC_69
VCC_70
VCC_71
VCC_72
VCC_73
VCC_74
VCC_75
VCC_76
VCC_77
VCC_78
VCC_79
VCC_80
VCC_81
VCC_82
VCC_83
VCC_84
VCC_85
VCC_86
VCC_87
VCC_88
VCC_89
VCC_90
VCC_91
VCC_92
VCC_93
VCC_94
VCC_95
VCC_96
VCC_97
VCC_98
VCC_99
VCC_100
VCC_101
VCC_102
VCC_103
VCC_104
VCC_105
VCC_106
VCC_107
VCC_108
VCC_109
VCC_110

VCC

5

VCC_SM_0
VCC_SM_1
VCC_SM_2
VCC_SM_3
VCC_SM_4
VCC_SM_5
VCC_SM_6
VCC_SM_7
VCC_SM_8

VCC_SM_9
VCC_SM_10
VCC_SM_11
VCC_SM_12
VCC_SM_13
VCC_SM_14
VCC_SM_15
VCC_SM_16
VCC_SM_17
VCC_SM_18
VCC_SM_19
VCC_SM_20
VCC_SM_21
VCC_SM_22
VCC_SM_23
VCC_SM_24
VCC_SM_25
VCC_SM_26
VCC_SM_27
VCC_SM_28
VCC_SM_29
VCC_SM_30
VCC_SM_31
VCC_SM_32
VCC_SM_33
VCC_SM_34
VCC_SM_35
VCC_SM_36
VCC_SM_37
VCC_SM_38
VCC_SM_39
VCC_SM_40
VCC_SM_41
VCC_SM_42
VCC_SM_43
VCC_SM_44
VCC_SM_45
VCC_SM_46
VCC_SM_47
VCC_SM_48
VCC_SM_49
VCC_SM_50
VCC_SM_51
VCC_SM_52
VCC_SM_53
VCC_SM_54
VCC_SM_55
VCC_SM_56
VCC_SM_57
VCC_SM_58
VCC_SM_59
VCC_SM_60
VCC_SM_61
VCC_SM_62
VCC_SM_63
VCC_SM_64
VCC_SM_65
VCC_SM_66
VCC_SM_67
VCC_SM_68
VCC_SM_69
VCC_SM_70
VCC_SM_71
VCC_SM_72
VCC_SM_73
VCC_SM_74
VCC_SM_75
VCC_SM_76
VCC_SM_77
VCC_SM_78
VCC_SM_79
VCC_SM_80
VCC_SM_81
VCC_SM_82
VCC_SM_83
VCC_SM_84
VCC_SM_85
VCC_SM_86
VCC_SM_87
VCC_SM_88
VCC_SM_89
VCC_SM_90
VCC_SM_91
VCC_SM_92
VCC_SM_93
VCC_SM_94
VCC_SM_95
VCC_SM_96
VCC_SM_97
VCC_SM_98
VCC_SM_99

VCC_SM_100
VCC_SM_101
VCC_SM_102
VCC_SM_103
VCC_SM_104
VCC_SM_105
VCC_SM_106
VCC_SM_107

AU41
AT41
AM41
AU40
BA34
AY34
AW34
AV34
AU34
AT34
AR34
BA30
AY30
AW30
AV30
AU30
AT30
AR30
AP30
AN30
AM30
AM29
AL29
AK29
AJ29
AH29
AJ28
AH28
AJ27
AH27
BA26
AY26
AW26
AV26
AU26
AT26
AR26
AJ26
AH26
AJ25
AH25
AJ24
AH24
BA23
AJ23
BA22
AY22
AW22
AV22
AU22
AT22
AR22
AP22
AK22
AJ22
AK21
AK20
BA19
AY19
AW19
AV19
AU19
AT19
AR19
AP19
AK19
AJ19
AJ18
AJ17
AH17
AJ16
AH16
BA15
AY15
AW15
AV15
AU15
AT15
AR15
AJ15
AJ14
AJ13
AH13
AK12
AJ12
AH12
AG12
AK11
BA8
AY8
AW8
AV8
AT8
AR8
AP8
BA6
AY6
AW6
AV6
AT6
AR6
AP6
AN6
AL6
AK6
AJ6
AV1
AJ1

+1.8V

VCCSM_LF4
VCCSM_LF5

VCCSM_LF2
VCCSM_LF1

C121

0.47U

4

4

C119

0.47U

C131

0.47U

+VCCP_GMCH

AD27
AC27

C120

AB27
AA27

0.47U

AD26
AC26
AB26
AA26

AD25
AC25
AB25
AA25

AD24
AC24
AB24
AA24

AD23

AD22

AD21

AD20

AD19

AD18
AC18
AB18
AA18

C132

0.47U

U4G CALISTOGA_Q137

VCC_NCTF0
VCC_NCTF1
VCC_NCTF2
VCC_NCTF3

Y27

VCC_NCTF4

W27

VCC_NCTF5

V27

VCC_NCTF6

U27

VCC_NCTF7

T27

VCC_NCTF8

R27

VCC_NCTF9
VCC_NCTF10
VCC_NCTF11
VCC_NCTF12
VCC_NCTF13

Y26

VCC_NCTF14

W26

VCC_NCTF15

V26

VCC_NCTF16

U26

VCC_NCTF17

T26

VCC_NCTF18

W25

W24

W18

R26

Y25
V25

U25
T25
R25

Y24
V24

U24
T24
R24

V23
U23
T23
R23

V22
U22
T22
R22

V21
U21
T21
R21

V20
U20
T20
R20

V19
U19
T19

Y18
V18

U18
T18

VCC_NCTF19
VCC_NCTF20
VCC_NCTF21
VCC_NCTF22
VCC_NCTF23
VCC_NCTF24
VCC_NCTF25
VCC_NCTF26
VCC_NCTF27
VCC_NCTF28
VCC_NCTF29
VCC_NCTF30
VCC_NCTF31
VCC_NCTF32
VCC_NCTF33
VCC_NCTF34
VCC_NCTF35
VCC_NCTF36
VCC_NCTF37
VCC_NCTF38
VCC_NCTF39
VCC_NCTF40
VCC_NCTF41
VCC_NCTF42
VCC_NCTF43
VCC_NCTF44
VCC_NCTF45
VCC_NCTF46
VCC_NCTF47
VCC_NCTF48
VCC_NCTF49
VCC_NCTF50
VCC_NCTF51
VCC_NCTF52
VCC_NCTF53
VCC_NCTF54
VCC_NCTF55
VCC_NCTF56
VCC_NCTF57
VCC_NCTF58
VCC_NCTF59
VCC_NCTF60
VCC_NCTF61
VCC_NCTF62
VCC_NCTF63
VCC_NCTF64
VCC_NCTF65
VCC_NCTF66
VCC_NCTF67
VCC_NCTF68
VCC_NCTF69
VCC_NCTF70
VCC_NCTF71
VCC_NCTF72

+1.8V

12

+

CE9
220U/2V

JP1

1 2

SHORT_PIN

C122
10U/10V

NCTF

+VCCP+VCCP_GMCH

C123
10U/10V

C124

0.47U

VCCAUX_NCTF0
VCCAUX_NCTF1
VCCAUX_NCTF2
VCCAUX_NCTF3
VCCAUX_NCTF4
VCCAUX_NCTF5
VCCAUX_NCTF6
VCCAUX_NCTF7
VCCAUX_NCTF8

VCCAUX_NCTF9
VCCAUX_NCTF10
VCCAUX_NCTF11
VCCAUX_NCTF12
VCCAUX_NCTF13
VCCAUX_NCTF14
VCCAUX_NCTF15
VCCAUX_NCTF16
VCCAUX_NCTF17
VCCAUX_NCTF18
VCCAUX_NCTF19
VCCAUX_NCTF20
VCCAUX_NCTF21
VCCAUX_NCTF22
VCCAUX_NCTF23
VCCAUX_NCTF24
VCCAUX_NCTF25
VCCAUX_NCTF26
VCCAUX_NCTF27
VCCAUX_NCTF28
VCCAUX_NCTF29
VCCAUX_NCTF30
VCCAUX_NCTF31
VCCAUX_NCTF32
VCCAUX_NCTF33
VCCAUX_NCTF34
VCCAUX_NCTF35
VCCAUX_NCTF36
VCCAUX_NCTF37
VCCAUX_NCTF38
VCCAUX_NCTF39
VCCAUX_NCTF40
VCCAUX_NCTF41
VCCAUX_NCTF42
VCCAUX_NCTF43
VCCAUX_NCTF44
VCCAUX_NCTF45
VCCAUX_NCTF46
VCCAUX_NCTF47
VCCAUX_NCTF48
VCCAUX_NCTF49
VCCAUX_NCTF50
VCCAUX_NCTF51
VCCAUX_NCTF52
VCCAUX_NCTF53
VCCAUX_NCTF54
VCCAUX_NCTF55
VCCAUX_NCTF56
VCCAUX_NCTF57

3

VSS_NCTF0
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
VSS_NCTF4
VSS_NCTF5
VSS_NCTF6
VSS_NCTF7
VSS_NCTF8

VSS_NCTF9
VSS_NCTF10
VSS_NCTF11
VSS_NCTF12

3

AE27
AE26
AE25
AE24
AE23
AE22
AE21
AE20
AE19
AE18
AC17
Y17
U17

+1.5VS

AG27
AF27
AG26
AF26
AG25
AF25
AG24
AF24
AG23
AF23
AG22
AF22
AG21
AF21
AG20
AF20
AG19
AF19
R19
AG18
AF18
R18
AG17
AF17
AE17
AD17
AB17
AA17
W17
V17
T17
R17
AG16
AF16
AE16
AD16
AC16
AB16
AA16
Y16
W16
V16
U16
T16
R16
AG15
AF15
AE15
AD15
AC15
AB15
AA15
Y15
W15
V15
U15
T15
R15

+VCCP_GMCH

12

+

CE23
220U/2V

2

U4J CALISTOGA_Q137

J11

VSS_273

D11

VSS_274

B11

VSS_275

AV10

VSS_276

AP10

VSS_277

AL10

VSS_278

AJ10

VSS_279

AG10

VSS_280

AC10

VSS_281

W10

VSS_282

U10

VSS_283

BA9

VSS_284

AW9

VSS_285

AR9

VSS_286

AH9

VSS_287

AB9

VSS_288

Y9

VSS_289

R9

VSS_290

G9

VSS_291

E9

VSS_292

A9

VSS_293

AG8

VSS_294

AD8

VSS_295

AA8

VSS_296

U8

VSS_297

K8

VSS_298

C8

VSS_299

BA7

VSS_300

AV7

VSS_301

AP7

VSS_302

AL7

VSS_303

AJ7

VSS_304

AH7

VSS_305

AF7

VSS_306

AC7

VSS_307

R7

VSS_308

G7

VSS_309

D7
AG6
AD6

AB6

Y6

U6

N6

K6

H6

B6

AV5
AF5

AD5

AY4

AR4

AP4
AL4
AJ4

Y4

U4

R4

J4
F4
C4

AY3

AW3

AV3

AL3
AH3
AG3

AF3
AD3
AC3

AA3

G3

AT2
AR2

AP2

AK2

AJ2
AD2

AB2

Y2
U2
T2
N2

J2
H2
F2
C2

AL1

C126
10U/10V

VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360

C127

0.1U

C128
10U/10V

VSS

C129

0.1U

2

VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272

VSS

1

VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96

12 63Thursday, October 06, 2005

1

+1.5VS

+1.8V

AT23
AN23
AM23
AH23
AC23
W23
K23
J23
F23
C23
AA22
K22
G22
F22
E22
D22
A22
BA21
AV21
AR21
AN21
AL21
AB21
Y21
P21
K21
J21
H21
C21
AW20
AR20
AM20
AA20
K20
B20
A20
AN19
AC19
W19
K19
G19
C19
AH18
P18
H18
D18
A18
AY17
AR17
AP17
AM17
AK17
AV16
AN16
AL16
J16
F16
C16
AN15
AM15
AK15
N15
M15
L15
B15
A15
BA14
AT14
AK14
AD14
AA14
U14
K14
H14
E14
AV13
AR13
AN13
AM13
AL13
AG13
P13
F13
D13
B13
AY12
AC12
K12
H12
E12
AD11
AA11
Y11

AK34
AG34

AF34
AE34
AC34

C34

AW33

AV33
AR33
AE33
AB33

Y33
V33
T33
R33
M33
H33
G33
F33
D33

B33
AH32
AG32

AF32
AE32
AC32
AB32

G32

B32
AY31
AV31
AN31

AJ31
AG31
AB31

Y31

AB30

E30

AT29
AN29
AB29

T29
N29
K29
G29
E29
C29
B29
A29

BA28

AW28

AU28
AP28
AM28
AD28
AC28

W28

J28

E28
AP27
AM27
AK27

J27
G27
F27
C27
B27

AN26

M26

K26
F26
D26

AK25

P25
K25
H25
E25
D25
A25

BA24
AU24

AL24

AW23

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Calistoga--GND

Size Document Number Rev
Custom

A8J/F

Date: Sheet

+1.5VS 5,9,11,17,23,31,32,38,52
+1.8V 9,14,15,38,53

U4I CALISTOGA_Q137

VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179

VSS_0
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9

AC41
AA41
W41
T41
P41
M41
J41
F41
AV40
AP40
AN40
AK40
AJ40
AH40
AG40
AF40
AE40
B40
AY39
AW39
AV39
AR39
AN39
AJ39
AC39
AB39
AA39
Y39
W39
V39
T39
R39
P39
N39
M39
L39
J39
H39
G39
F39
D39
AT38
AM38
AH38
AG38
AF38
AE38
C38
AK37
AH37
AB37
AA37
Y37
W37
V37
T37
R37
P37
N37
M37
L37
J37
H37
G37
F37
D37
AY36
AW36
AN36
AH36
AG36
AF36
AE36
AC36
C36
B36
BA35
AV35
AR35
AH35
AB35
AA35
Y35
W35
V35
T35
R35
P35
N35
M35
L35
J35
H35
G35
F35
D35
AN34

1.1

of

5

4

3

2

1

+3VS

MCH_CFG_59

D D

R145

2.2K_*

CFG5 : DMI STRAP

LOW = DMI X 2

HIGH = DMI X 4 (Default)

MCH_CFG_129

+3VS 6,7,9,11,14,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61

R146

2.2K_*

CFG[13:12] : GMCH TEST MODE SELECT

00 = Partial CLK gating disable
01 = XOR Mode Enable
10 = ALL Z Mode Enable

MCH_CFG_79 MCH_CFG_139

R147

2.2K_*

CFG7 : CPU STRAP

LOW = RESERVED

R148

2.2K_*

11 = NORMAL OPERATION (Default)

HIGH = Mobile Yonah CPU (Default)

C C

MCH_CFG_99

R149

2.2K_*

MCH_CFG_109

R152

2.2K_*

CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE

HIGH = NORMAL OPERATION (Default)

CFG10 : HOST PLL VCO SELECT

LOW = RESERVED

HIGH = MOBILITY (Default)

MCH_CFG_159

R150

2.2K_*

CFG15 : ICH RESET Disable

LOW = ICH RESET Disabled

HIGH = Normal Operation (Default)

MCH_CFG_169

R151

2.2K_*

CFG16 : FSB Dynamic ODT

LOW = Dynamic ODT Disabled

HIGH = Dynamic ODT Enabled (Default)

B B

MCH_CFG_119

R154

2.2K_*

CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.

A A

5

CFG11 : PSB 4x CLK ENABLE

LOW = 4X ENABLED

HIGH = 8X ENABLED (Default)

4

MCH_CFG_189

MCH_CFG_199

3

+3VS

+3VS

R153
1K_*

R155
1K_*

CFG18 : GMCH Core Voltage Level

LOW = 1.05V (Default)

HIGH = 1.5V

CFG19 : DMI LANE REVERSAL

LOW = NORMAL (Default)

HIGH = LANES REVERSED

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Size Document Number Rev
Custom

2

Date: Sheet

Galistoga--straps

A8J/F

13 63Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

+1.8V

C138

0.1U

C142
1U/6.3V

+3VS

C143
1U/6.3V

C139

0.1U

C144
1U/6.3V

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8

DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

M_A_DQ[0..63]

5
7
17
19
4
6
14
16
23
25
35
37
20
22
36
38
43
45
55
57
44
46
56
58
61
63
73
75
62
64
74
76
123
125
135
137
124
126
134
136
141
143
151
153
140
142
152
154
157
159
173
175
158
160
174
176
179
181
189
191
180
182
192
194

M_A_DQ0
M_A_DQ4
M_A_DQ2
M_A_DQ3
M_A_DQ1
M_A_DQ6
M_A_DQ5
M_A_DQ7
M_A_DQ12
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ13
M_A_DQ14
M_A_DQ11
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ37
M_A_DQ36
M_A_DQ34
M_A_DQ35
M_A_DQ33
M_A_DQ32
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ45
M_A_DQ44
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ54
M_A_DQ52
M_A_DQ53
M_A_DQ51
M_A_DQ55
M_A_DQ60
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ61
M_A_DQ63
M_A_DQ62
M_A_DQ59

SWAP

SWAP

SWAP

SWAP

SWAP

SWAP

Layout Note: Place these Caps near SO DIMM 0

+1.8V

C137

0.1U

+1.8V

C141
1U/6.3V

M_A_DQ[0..63]10

D D

C C

B B

M_CLK_DDR0

C133

PLACE NEAR SO-DIMM_1

10P

M_CLK_DDR#0

M_CLK_DDR1

C134

PLACE NEAR SO-DIMM_1

10P

M_CLK_DDR#1

M_A_A[0..13]10,16

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13

M_A_BS#210,16
M_A_BS#010,16

M_A_BS#110,16

M_CS#09,16
M_CS#19,16

M_CLK_DDR09

M_CLK_DDR#09

M_CLK_DDR19

M_CLK_DDR#19

M_CKE09,16

M_CKE19,16
M_A_CAS#10,16
M_A_RAS#10,16

M_A_WE#10,16

SCL_3S6,7,15,17,29

SDA_3S6,7,15,17,29

M_ODT09,16

M_ODT19,16

M_A_DM[0..7]10

M_A_DQS[0..7]10

M_A_DQS#[0..7]10

M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

CON1A

102

A0

101

A1

100

A2

99

A3

98

A4

97

A5

94

A6

92

A7

93

A8

91

A9

105

A10/AP

90

A11

89

A12

116

A13

86

A14

84

A15

85

A16_BA2

107

BA0

106

BA1

110

S0#

115

S1#

30

CK0

32

CK0#

164

CK1

166

CK1#

79

CKE0

80

CKE1

113

CAS#

108

RAS#

109

WE#

198

SA0

200

SA1

197

SCL

195

SDA

114

ODT0

119

ODT1

10

DM0

26

DM1

52

DM2

67

DM3

130

DM4

147

DM5

170

DM6

185

DM7

13

DQS0

31

DQS1

51

DQS2

70

DQS3

131

DQS4

148

DQS5

169

DQS6

188

DQS7

11

DQS#0

29

DQS#1

49

DQS#2

68

DQS#3

129

DQS#4

146

DQS#5

167

DQS#6

186

DQS#7

DDR2_DIMM_200P

+1.8V 9,12,15,38,53
+3VS 6,7,9,11,13,15,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61

+1.8V

+3VS

C135

0.1U

VTT_REF

C136

0.1U

C140

CON1B

112

VDD1

111

VDD2

117

VDD3

96

VDD4

95

VDD5

118

VDD6

81

VDD7

82

VDD8

87

VDD9

103

VDD10

88

VDD11

104

VDD12

199

VDDSPD

83

NC1

120

NC2

50

NC3

69

NC4

163

NCTEST

1

VREF

201

GND0

202

GND1

203

NP_NC1

204

NP_NC2

47

VSS1

133

VSS2

183

VSS3

77

VSS4

12

VSS5

48

VSS6

184

VSS7

78

VSS8

71

VSS9

72

VSS10

121

VSS11

122

VSS12

196

VSS13

193

VSS14

8

VSS15

DDR2_DIMM_200P

VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57

0.1U

C145
1U/6.3V

18
24
41
53
42
54
59
65
60
66
127
139
128
145
165
171
172
177
187
178
190
9
21
33
155
34
132
144
156
168
2
3
15
27
39
149
161
28
40
138
150
162

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

DDR2 SO-DIMM0

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

14 63Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

C152

0.1U

C156
1U/6.3V

+1.8V

+3VS

+5V

C157
1U/6.3V

C153

0.1U

C158
1U/6.3V

5
7
17
19
4
6
14
16
23
25
35
37
20
22
36
38
43
45
55
57
44
46
56
58
61
63
73
75
62
64
74
76
123
125
135
137
124
126
134
136
141
143
151
153
140
142
152
154
157
159
173
175
158
160
174
176
179
181
189
191
180
182
192
194

M_B_DQ[0..63]

M_B_DQ5
M_B_DQ0
M_B_DQ7

M_B_DQ3
M_B_DQ4

M_B_DQ1
M_B_DQ6

M_B_DQ2
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15

M_B_DQ16

M_B_DQ17

M_B_DQ18

M_B_DQ19

M_B_DQ20

M_B_DQ21

M_B_DQ22

M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31

M_B_DQ36

M_B_DQ32

M_B_DQ34

M_B_DQ35

M_B_DQ33

M_B_DQ37

M_B_DQ38

M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ47
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ42

M_B_DQ49

M_B_DQ53

M_B_DQ51

M_B_DQ50

M_B_DQ52

M_B_DQ48

M_B_DQ54

M_B_DQ55
M_B_DQ61
M_B_DQ57
M_B_DQ59
M_B_DQ58
M_B_DQ56
M_B_DQ60
M_B_DQ62
M_B_DQ63

SWAP

SWAP

SWAP

Layout Note: Place these Caps near SO DIMM 0

+1.8V

C151

SWAP

SWAP

0.1U

+1.8V

C155

M_B_DQ[0..63]10

D D

M_CLK_DDR2

C146

PLACE NEAR SO-DIMM_0

10P

M_CLK_DDR#2

M_CLK_DDR3

C147

PLACE NEAR SO-DIMM_0

10P

M_CLK_DDR#3

C C

+3VS

B B

M_B_A[0..13]10,16

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13

M_B_BS#210,16
M_B_BS#010,16

M_B_BS#110,16

M_CS#29,16
M_CS#39,16

M_CLK_DDR39

M_CLK_DDR#39

M_CLK_DDR29

M_CLK_DDR#29

M_CKE29,16

M_CKE39,16
M_B_CAS#10,16
M_B_RAS#10,16

M_B_WE#10,16

SCL_3S6,7,14,17,29

SDA_3S6,7,14,17,29

M_ODT29,16

M_ODT39,16

M_B_DM[0..7]10

M_B_DQS[0..7]10

M_B_DQS#[0..7]10

M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

CON2A

102

A0

101

A1

100

A2

99

A3

98

A4

97

A5

94

A6

92

A7

93

A8

91

A9

105

A10/AP

90

A11

89

A12

116

A13

86

A14

84

A15

85

A16_BA2

107

BA0

106

BA1

110

S0#

115

S1#

30

CK0

32

CK0#

164

CK1

166

CK1#

79

CKE0

80

CKE1

113

CAS#

108

RAS#

109

WE#

198

SA0

200

SA1

197

SCL

195

SDA

114

ODT0

119

ODT1

10

DM0

26

DM1

52

DM2

67

DM3

130

DM4

147

DM5

170

DM6

185

DM7

13

DQS0

31

DQS1

51

DQS2

70

DQS3

131

DQS4

148

DQS5

169

DQS6

188

DQS7

11

DQS#0

29

DQS#1

49

DQS#2

68

DQS#3

129

DQS#4

146

DQS#5

167

DQS#6

186

DQS#7

DDR_DIMM_200P

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8

DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

1U/6.3V

Layout Note: Place these High-Freq decoupling Caps near the GMCH

+1.8V

C162

C163

C164

0.1U

0.1U

0.1U

C165

0.1U

+1.8V 9,12,14,38,53
+3VS 6,7,9,11,13,14,17,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+5V 17,19,25,28,32,36,38,40,41,59,61

+1.8V

CON2B

+3VS

C154

0.1U

C148

0.1U

C159

C149
1U/6.3V

VTT_REF

C150

0.1U

112

VDD1

111

VDD2

117

VDD3

96

VDD4

95

VDD5

118

VDD6

81

VDD7

82

VDD8

87

VDD9

103

VDD10

88

VDD11

104

VDD12

199

VDDSPD

83

NC1

120

NC2

50

NC3

69

NC4

163

NCTEST

1

VREF

201

GND0

202

GND1

203

NP_NC1

204

NP_NC2

47

VSS1

133

VSS2

183

VSS3

77

VSS4

12

VSS5

48

VSS6

184

VSS7

78

VSS8

71

VSS9

72

VSS10

121

VSS11

122

VSS12

196

VSS13

193

VSS14

8

VSS15

DDR_DIMM_200P

+1.8V

VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57

18
24
41
53
42
54
59
65
60
66
127
139
128
145
165
171
172
177
187
178
190
9
21
33
155
34
132
144
156
168
2
3
15
27
39
149
161
28
40
138
150
162

1U/6.3V

R156
10K_1

C161

R157

0.01U/X7R

10K_1

+5V

C160

0.1U

1
3

+5V

52

V+

+

­V-

LMV321IDBVR

VTT_REF

U5

4

T21

C166
1U/6.3V

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

DDR2 SO-DIMM1

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

15 63Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

+0.9VS

D D

+0.9VS

C171

C167

C168

C169

C C

0.1U

0.1U

0.1U

C170

0.1U

0.1U

C172

0.1U

C173

0.1U

C174

0.1U

C175

0.1U

C176

0.1U

C177

0.1U

C178

0.1U

C179

0.1U

Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS

+0.9VS

C181

0.1U

C182

0.1U

C180

0.1U

B B

C183

0.1U

C184

0.1U

C185

0.1U

C186

0.1U

C187

0.1U

C188

0.1U

C189

0.1U

C190

0.1U

C191

0.1U

C192

0.1U

SWAPPED

R158 56
R159 56
R160 56
R161 56

R162 56
R163 56
R164 56
R165 56

R166 56
R167 56
R168 56

R169 56
R170 56
R171 56

R172 56
R173 56
R174 56

R175 56
R176 56
R177 56

R178 56
R179 56
R180 56
R181 56

1 16

56

2 15

56

3 14

56

4 13

56

5 12

56

6 11

56

7 10

56

8 9

56

1 16

56

2 15

56

3 14

56

4 13

56

5 12

56

6 11

56

7 10

56

8 9

56

1 16

56

2 15

56

3 14

56

4 13

56

5 12

56

6 11

56

7 10

56

8 9

56

1 16

56

2 15

56

3 14

56

4 13

56

5 12

56

6 11

56

7 10

56

8 9

56

RN4A
RN4B
RN4C
RN4D
RN4E
RN4F
RN4G
RN4H

RN5A
RN5B
RN5C
RN5D
RN5E
RN5F
RN5G
RN5H

RN6A
RN6B
RN6C
RN6D
RN6E
RN6F
RN6G
RN6H

RN7A
RN7B
RN7C
RN7D
RN7E
RN7F
RN7G
RN7H

M_CKE0
M_CKE1
M_CKE2
M_CKE3

M_ODT0
M_ODT1
M_ODT2
M_ODT3

M_A_A10
M_A_BS#1
M_A_BS#2

M_B_A13

M_B_BS#0
M_B_BS#2

M_B_A0

M_CS#0
M_CS#1
M_CS#2
M_CS#3

M_A_A11
M_A_A7
M_A_A6
M_A_A2
M_A_A4
M_A_A0
M_A_A13

M_B_BS#1
M_B_A6
M_B_A2
M_B_A4
M_B_A7

M_B_A11
M_B_A12
M_B_A9

M_B_A8
M_B_A5
M_B_A3
M_B_A1
M_B_A10

M_A_A12
M_A_A9
M_A_A8
M_A_A5
M_A_A3
M_A_A1
M_A_BS#0

+0.9VS

M_CKE0 9,14
M_CKE1 9,14
M_CKE2 9,15
M_CKE3 9,15

M_ODT0 9,14
M_ODT1 9,14
M_ODT2 9,15
M_ODT3 9,15

M_A_A10 10,14
M_A_BS#1 10,14
M_A_BS#2 10,14

M_A_CAS# 10,14
M_A_RAS# 10,14
M_B_A13 10,15

M_B_BS#0 10,15
M_B_RAS# 10,15
M_B_BS#2 10,15

M_B_CAS# 10,15
M_B_A0 10,15
M_B_WE# 10,15

M_CS#0 9,14
M_CS#1 9,14
M_CS#2 9,15
M_CS#3 9,15

M_A_A11 10,14
M_A_A7 10,14
M_A_A6 10,14
M_A_A2 10,14
M_A_A4 10,14
M_A_A0 10,14
M_A_A13 10,14

M_B_BS#1 10,15
M_B_A6 10,15
M_B_A2 10,15
M_B_A4 10,15
M_B_A7 10,15

M_B_A11 10,15
M_B_A12 10,15
M_B_A9 10,15
M_B_A8 10,15
M_B_A5 10,15
M_B_A3 10,15
M_B_A1 10,15
M_B_A10 10,15

M_A_A12 10,14
M_A_A9 10,14
M_A_A8 10,14
M_A_A5 10,14
M_A_A3 10,14
M_A_A1 10,14
M_A_BS#0 10,14
M_A_WE# 10,14

+0.9VS 53

A A

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

DDR2 ADDRESS TERMINATION

Size Document Number Rev
Custom

A8J/F

5

4

3

2

Date: Sheet

16 63Thursday, October 06, 2005

1

1.1

of

5

4

3

2

1

+1.5VS
+1.8VS
+2.5VS

+3VS

+5V

CON3A GF_VGA_230P

DVI_TX0P_NV39

DVI_TX0N_NV39

DVI_TX1P_NV39

DVI_TX1N_NV39

D D

C C

B B

A A

5

DVI_TX2P_NV39

DVI_TX2N_NV39

DVI_CLKP_NV39
DVI_CLKN_NV39

DVI_HDP_NV39

DVI_DDCCLK_NV39
DVI_DDCDAT_NV39

DDC2BC_NV19
DDC2BD_NV19

DAC_B_NV19
DAC_R_NV19

DAC_G_NV19
DAC_HSYNC_NV9,19
DAC_VSYNC_NV9,19

LCD_VDD_EN_NV18
LCD_BACKEN_NV18

LVDS_YA0P_NV18
LVDS_YA0N_NV18
LVDS_YA1P_NV18
LVDS_YA1N_NV18
LVDS_YA2P_NV18
LVDS_YA2N_NV18

LVDS_CLKAP_NV18
LVDS_CLKAN_NV18

LVDS_YB0P_NV18
LVDS_YB0N_NV18
LVDS_YB1P_NV18
LVDS_YB1N_NV18
LVDS_YB2P_NV18
LVDS_YB2N_NV18

LVDS_CLKBP_NV18
LVDS_CLKBN_NV18

DVI_TX3P_NV39

DVI_TX3N_NV39

DVI_TX4P_NV39

DVI_TX4N_NV39

DVI_TX5P_NV39

DVI_TX5N_NV39

TV_Y_NV19
TV_C_NV19

TV_CVBS_NV19

EDID_CLK_NV18

EDID_DATA_NV18

SCL_3S6,7,14,15,29

SDA_3S6,7,14,15,29

28

DVI_A_TX0

30

DVI_A_TX0#

34

DVI_A_TX1

36

DVI_A_TX1#

40

DVI_A_TX2

42

DVI_A_TX2#

46

DVI_A_CLK

48

DVI_A_CLK#

50

DVI_A_HPD

49

DVI_B_HPD/GND

66

DDCB_CLK

68

DDCB_DAT

58

DDCA_CLK

60

DDCA_DAT

65

VGA_BLU

57

VGA_RED

61

VGA_GRN

69

VGA_HSYNC

71

VGA_VSYNC

99

LVDS_PPEN

101

LVDS_BLEN

114

LVDS_BL_BRGHT

86

LVDS_UTX0

84

LVDS_UTX0#

92

LVDS_UTX1

90

LVDS_UTX1#

98

LVDS_UTX2

96

LVDS_UTX2#

108

LVDS_UTX3

110

LVDS_UTX3#

102

LVDS_UCLK

104

LVDS_UCLK#

87

LVDS_LTX0

89

LVDS_LTX0#

93

LVDS_LTX1

95

LVDS_LTX1#

83

LVDS_LTX2

81

LVDS_LTX2#

105

LVDS_LTX3

107

LVDS_LTX3#

77

LVDS_LCLK

75

LVDS_LCLK#

222

IGP_UTX0

224

IGP_UTX0#

228

IGP_UTX1

230

IGP_UTX1#

221

IGP_UTX2

223

IGP_UTX2#

227

IGP_UCLK

229

IGP_UCLK#

27

IGP_LTX0/DVI_B_TX0

29

IGP_LTX0#/DVI_B_TX0#

33

IGP_LTX1/DVI_B_TX1

35

IGP_LTX1#/DVI_B_TX1#

39

IGP_LTX2/DVI_B_TX2

41

IGP_LTX2#/DVI_B_TX2#

45

IGP_LCLK/DVI_B_CLK

47

IGP_LCLK#/DVI_B_CLK#

72

TV_Y/HDTV_Y/TV_CVBS

76

TV_C/HDTV_Pr

80

TV_CVBS/HDTV_Pb

62

DDCC_CLK

64

DDCC_DAT

109

SMB_CLK

111

SMB_DAT

DVI

VGA

LVDS

IGP

TV-OUT

SMBUS

4

PEX

PEX_REFCLK#

OTHER

PEX_TX0

PEX_TX0#

PEX_RX0

PEX_RX0#

PEX_TX1

PEX_TX1#

PEX_RX1

PEX_RX1#

PEX_TX2

PEX_TX2#

PEX_RX2

PEX_RX2#

PEX_TX3

PEX_TX3#

PEX_RX3

PEX_RX3#

PEX_TX4

PEX_TX4#

PEX_RX4

PEX_RX4#

PEX_TX5

PEX_TX5#

PEX_RX5

PEX_RX5#

PEX_TX6

PEX_TX6#

PEX_RX6

PEX_RX6#

PEX_TX7

PEX_TX7#

PEX_RX7

PEX_RX7#

PEX_TX8

PEX_TX8#

PEX_RX8

PEX_RX8#

PEX_TX9

PEX_TX9#

PEX_RX9

PEX_RX9#
PEX_TX10

PEX_TX10#

PEX_RX10

PEX_RX10#

PEX_TX11

PEX_TX11#

PEX_RX11

PEX_RX11#

PEX_TX12

PEX_TX12#

PEX_RX12

PEX_RX12#

PEX_TX13

PEX_TX13#

PEX_RX13

PEX_RX13#

PEX_TX14

PEX_TX14#

PEX_RX14

PEX_RX14#

PEX_TX15

PEX_TX15#

PEX_RX15

PEX_RX15#

CLK_REQ#

PEX_RST#

PEX_REFCLK

THERM#
PRSNT1#
PRSNT2#

RUNPWROK

PEXP_TXP0

121

PEXP_TXP0#

123
122
124

PEXP_TXP1

127

PEXP_TXP1#

129
128
130

PEXP_TXP2

133

PEXP_TXP2#

135
134
136

PEXP_TXP3

139

PEXP_TXP3#

141
140
142

PEXP_TXP4

145

PEXP_TXP4#

147
146
148

PEXP_TXP5

151

PEXP_TXP5#

153
152
154

PEXP_TXP6

157

PEXP_TXP6#

159
158
160

PEXP_TXP7

163

PEXP_TXP7#

165
164
166

PEXP_TXP8

169

PEXP_TXP8#

171
170
172

PEXP_TXP9

175

PEXP_TXP9#

177
176
178

PEXP_TXP10

181

PEXP_TXP10#

183
182
184

PEXP_TXP11

187

PEXP_TXP11#

189
188
190

PEXP_TXP12

193

PEXP_TXP12#

195
194
196

PEXP_TXP13

199

PEXP_TXP13#

201
200
202

PEXP_TXP14

205

PEXP_TXP14#

207
206
208

PEXP_TXP15

211

PEXP_TXP15#

213
212
214

116
118

115
117

24
225
226
26

PEX_RST#

C193 0.1U/10V

C194 0.1U/10V

C195 0.1U/10V

C196 0.1U/10V

C197 0.1U/10V

C198 0.1U/10V

C199 0.1U/10V

C200 0.1U/10V

C202 0.1U/10V

C203 0.1U/10V

C204 0.1U/10V

C205 0.1U/10V

C207 0.1U/10V

C208 0.1U/10V

C209 0.1U/10V

C210 0.1U/10V

C212 0.1U/10V

C213 0.1U/10V

C214 0.1U/10V

C215 0.1U/10V

C216 0.1U/10V

C217 0.1U/10V

C218 0.1U/10V

C219 0.1U/10V

C220 0.1U/10V

C221 0.1U/10V

C222 0.1U/10V

C223 0.1U/10V

C224 0.1U/10V

C225 0.1U/10V

C226 0.1U/10V

C227 0.1U/10V

EXP_TXP0 9
EXP_TXN0 9
EXP_RXP0 9
EXP_RXN0 9

EXP_TXP1 9
EXP_TXN1 9
EXP_RXP1 9
EXP_RXN1 9

EXP_TXP2 9
EXP_TXN2 9
EXP_RXP2 9
EXP_RXN2 9

EXP_TXP3 9
EXP_TXN3 9
EXP_RXP3 9
EXP_RXN3 9

EXP_TXP4 9
EXP_TXN4 9
EXP_RXP4 9
EXP_RXN4 9

EXP_TXP5 9
EXP_TXN5 9
EXP_RXP5 9
EXP_RXN5 9

EXP_TXP6 9
EXP_TXN6 9
EXP_RXP6 9
EXP_RXN6 9

EXP_TXP7 9
EXP_TXN7 9
EXP_RXP7 9
EXP_RXN7 9

EXP_TXP8 9
EXP_TXN8 9
EXP_RXP8 9
EXP_RXN8 9

EXP_TXP9 9
EXP_TXN9 9
EXP_RXP9 9
EXP_RXN9 9

EXP_TXP10 9
EXP_TXN10 9
EXP_RXP10 9
EXP_RXN10 9

EXP_TXP11 9
EXP_TXN11 9
EXP_RXP11 9
EXP_RXN11 9

EXP_TXP12 9
EXP_TXN12 9
EXP_RXP12 9
EXP_RXN12 9

EXP_TXP13 9
EXP_TXN13 9
EXP_RXP13 9
EXP_RXN13 9

EXP_TXP14 9
EXP_TXN14 9
EXP_RXP14 9
EXP_RXN14 9

EXP_TXP15 9
EXP_TXN15 9
EXP_RXP15 9
EXP_RXN15 9

PLT_RST# 6,9,21,22,24,26,27,28,32,38
CLK_PCIE_VGA 7

CLK_PCIE_VGA# 7

VGA_DETEC# 26
PWR_OK_VGA 60

3

+12VS

CLK_VGA27SS7

CLK_VGA27FIX7

SUSB#_PWR52,53,54,58,61,63

+1.5VS 5,9,11,12,23,31,32,38,52
+1.8VS 61
+2.5VS 11,19,38,54
+3VS 6,7,9,11,13,14,15,18,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+5V 15,19,25,28,32,36,38,40,41,59,61
+12VS 18,41,61

AC_BAT_SYS

12

+

+1.5VS

+3VS

+2.5VS

+5V

+12VS

+1.8VS

C201
15UF/25V

C206
10U/10V

C211
10U/10V

HDTV_EN#

T84

2

CON3B GF_VGA_230P

1

PWR_SRC1

3

PWR_SRC2

5

PWR_SRC3

7

PWR_SRC4

9

PWR_SRC5

11

PWR_SRC6

13

PWR_SRC7

15

PWR_SRC8

2

1V8RUN_1

4

1V8RUN_2

6

1V8RUN_3

8

1V8RUN_4

10

1V8RUN_5

12

1V8RUN_6

14

1V8RUN_7

17

3V3RUN_1

19

3V3RUN_2

21

3V3RUN_3

18

5VRUN

16

2V5RUN

20

RSVD1

22

RSVD2

23

RSVD3

52

RSVD4

54

RSVD5

51

RSVD6

53

AC/BATT#

25

GND66

217

GND65

218

GND64

220

GND63

219

GND62

216

GND61

215

GND60

210

GND59

209

GND58

204

GND57

203

GND56

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

Size Document Number Rev
Custom

Date: Sheet

31

GND1

32

GND2

37

GND3

38

GND4

43

GND5

44

GND6

55

GND7

56

GND8

59

GND9

63

GND10

67

GND11

70

GND12

73

GND13

74

GND14

78

GND15

79

GND16

82

GND17

85

GND18

88

GND19

91

GND20

94

GND21

97

GND22

100

GND23

103

GND24

106

GND25

112

GND26

113

GND27

119

GND28

120

GND29

125

GND30

126

GND31

131

GND32

132

GND33

137

GND34

138

GND35

143

GND36

144

GND37

149

GND38

150

GND39

155

GND40

156

GND41

161

GND42

162

GND43

167

GND44

168

GND45

173

GND46

174

GND47

179

GND48

180

GND49

185

GND50

186

GND51

191

GND52

192

GND53

197198

GND54GND55

VGA CONN

A8J/F

17 63Thursday, October 06, 2005

1

1.1

of

A

B

C

D

E

+3VS

+3VSUS

+12VS

1 1

2 2

3 3

LVDS_YA0P_NV17
LVDS_YA0N_NV17
LVDS_YA1P_NV17
LVDS_YA1N_NV17
LVDS_YA2P_NV17

LVDS_YA2N_NV17
LVDS_CLKAP_NV17
LVDS_CLKAN_NV17

LVDS_YB0P_NV17

LVDS_YB0N_NV17

LVDS_YB1P_NV17

LVDS_YB1N_NV17

LVDS_YB2P_NV17

LVDS_YB2N_NV17
LVDS_CLKBP_NV17
LVDS_CLKBN_NV17

LVDS_YA0P_GM9

LVDS_YA0N_GM9

LVDS_YA1P_GM9

LVDS_YA1N_GM9

LVDS_YA2P_GM9

LVDS_YA2N_GM9
LVDS_CLKAP_GM9
LVDS_CLKAN_GM9

LVDS_YB0P_GM9

LVDS_YB0N_GM9

LVDS_YB1P_GM9

LVDS_YB1N_GM9

LVDS_YB2P_GM9

LVDS_YB2N_GM9
LVDS_CLKBP_GM9
LVDS_CLKBN_GM9

1 2

0_*

3 4

0_*

5 6

0_*

7 8

0_*

0_*

0_*
0_*
0_*

1 2

0_*

3 4

0_*

5 6

0_*

7 8

0_*

1 2

0_*

3 4

0_*

5 6

0_*

7 8

0_*

12
34
56
78

LVDS_YA0P
LVDS_YA0N

LVDS_YA1P
LVDS_YA1N

LVDS_YA2P
LVDS_YA2N

LVDS_CLKAP
LVDS_CLKAN

LVDS_YB0P
LVDS_YB0N

LVDS_YB1P
LVDS_YB1N +LCD_VCC

LVDS_YB2P
LVDS_YB2N

LVDS_CLKBP
LVDS_CLKBN

RN12A
RN12B
RN12C
RN12D

RN13A

RN13B
RN13C
RN13D
RN14A
RN14B
RN14C
RN14D
RN15A
RN15B
RN15C
RN15D

LVDS_YA0P
LVDS_YA0N

LVDS_YA1P
LVDS_YA1N

LVDS_YA2P
LVDS_YA2N

LVDS_CLKAP
LVDS_CLKAN

LVDS_YB0P
LVDS_YB0N

LVDS_YB1P
LVDS_YB1N

LVDS_YB2P
LVDS_YB2N

LVDS_CLKBP
LVDS_CLKBN

EDID_CLK_GM9

EDID_DATA_GM9

EDID_CLK_NV17

EDID_DATA_NV17

R190 0_*
R191 0_*

+3VS

C229
100P

R188
10K

C230
100P

FootPrinter from 12-172010300

+LCD_VCC

+3VS

LVDS_YB0N

R189
10K

EDID_CLK
EDID_DATA

LVDS_YB0P
LVDS_YB1N

LVDS_YB1P
LVDS_YB2N

LVDS_YB2P
LVDS_CLKBN

LVDS_CLKBP

+3VS 6,7,9,11,13,14,15,17,19,22,23,24,26,27,28,29,30,31,32,33,36,38,41,50,52,60,61
+3VSUS 21,22,23,28,29,30,42,51
+12VS 17,41,61

+3VS

C228

CON4 LVDS_CON

30

30

28

28

26

26

24

24

22

22

20

20

18

18

16

16

14

14

12

12

10

10

8

8

6

6

4

4

2

2

SIDE1 SIDE2

31 32

29

29

27

27

EDID_DATAEDID_CLK

25

25

23

23
21
19
17
15
13
11

LVDS_YA0N

21

LVDS_YA0P

19
17

LVDS_YA1N

15

LVDS_YA1P

13
11

LVDS_YA2N

9

9

LVDS_YA2P

7

7

5

5

LVDS_CLKAN

3

3

LVDS_CLKAP

1

1

0.1U

+LCD_VCC

S

D

3

2

G

Q4

1

2N7002

+3VSUS +12VS +3VS

R192
10K

D1

2

R198
10K

1 2

1SS355

R195 470K

61

Q8A
UM6K1N

C235

0.01U/X7R

4 4

LCD_VDD_EN_GM9

LCD_VDD_EN_NV17

5 5

R197 0_*

A

R193
1M

34

5

Q8B
UM6K1N

1
2
3

C234
1000P

Q5

D

G

PMN45EN

B

6
5

S

4

R736 100

L17 80/2A

C236

0.1U

+LCD_VCC

C237

0.1U

C238
10U/10V

C239
10U/10V

INVERTOR
CNT

AC_BAT_SYS

ADJ_BL28

+LCD_VCC

LID_SW#41,42

BACK_OFF#22

LCD_BACKEN_GM9

LCD_BACKEN_NV17

C

R196 0_*

D

R194 100K

D11 RB717F

1
2

D2 F01J4L

R26
10K

L14 80/2A

L15 1K/300mA
L16 1K/300mA

3

12

C231

0.1U/X7R

C232

C233

0.1U

0.1U

ASUSTek COMPUTER INC.

4 FL.,No.150, Li-Te Rd.,Peitou, Taipei,Taiwan,ROC
Title

LVDS,INVERTER CONN

Size Document Number Rev
Custom

A8J/F

Date: Sheet

CON5

1

VCC1

2

VCC2

3

GND1

4

GND2

5

VREF

6

BKEN

7

PWM

Inverter_CON

8

8

9

9

18 63Thursday, October 06, 2005

E

of

1.1