Analog Devices AD7112JR, AD7112JN, AD7112CR, AD7112CN, AD7112BR Datasheet

REV. 0

Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.

a

LC2MOS LOGDAC

Dual Logarithmic D/A Converter

AD7112*

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone] Fax: [phone]

FUNCTIONAL BLOCK DIAGRAM

17-BIT DAC A

AD7112

OUT A

AGND

DGND

CS

WR

17-BIT LATCH

17

17-BIT LATCH

17-BIT DAC B

R

FB

A

OUT B

RFB B

DECODE LOGIC

VIN B

V

IN

A

DAC A/
DAC B

CONTROL

LOGIC

8-BIT

BUFFER

DB0
DB7

V

DD

FEATURES
Dynamic Range: 88.5 dB
Resolution: 0.375 dB
On-Chip Data Latches for Both DACs
Four-Quadrant Multiplication
+5 V Operation
Pin Compatible with AD7528
Low Power

APPLICATIONS
Audio Attenuators
Sonar Systems
Function Generators

GENERAL DESCRIPTION

The LOGDAC® AD7112 is a monolithic dual multiplying D/A
converter featuring wide dynamic range and excellent DAC-to­DAC matching. Both DACs can attenuate an analog input sig­nal over the range 0 dB to 88.5 dB in 0.375 dB steps. It is
available in skinny 0.3" wide 20-pin DIPs and in 20-terminal
surface mount packages.

The degree of attenuation in either channel is determined by the
8-bit word applied to the onboard decode logic. This 8-bit word
is decoded into a 17-bit word which is then loaded into one of
the 17-bit data latches, determined by

DACA/DACB. The fine
step resolution over the entire dynamic range is due to the use of
these 17-bit DACs.

The AD7112 is easily interfaced to a standard 8-bit MPU bus
via an 8-bit data port and standard microprocessor control lines.
It should be noted that the AD7112 is exactly pin-compatible
with the AD7528, an industry standard dual 8-bit multiplying
DAC. This allows an easy upgrading of existing AD7528 de­signs which would benefit both from the wider dynamic range
and the finer step resolution offered by the AD7112.

The AD7112 is fabricated in Linear Compatible CMOS
(LC

2

MOS), an advanced, mixed technology process that com-

bines precision bipolar circuits with low power CMOS logic.

*Protected by U.S. Patent No. 4521764.

LOGDAC is a registered trademark of Analog Devices, Inc.

PRODUCT HIGHLIGHTS

1. DAC-to-DAC Matching: Since both of the AD7112 DACs
are fabricated at the same time on the same chip, precise
matching and tracking between the two DACs is inherent.

2. Small Package: The AD7112 is available in a 20-pin DIP
and a 20-terminal SOIC package.

3. Fast Microprocessor Interface: The AD7112 has bus inter­face timing compatible with all modern microprocessors.

REV. 0

–2–

AD7112–SPECIFICA TIONS

(VDD = +5 V 6 5%; OUT A = OUT B = AGND = DGND = 0 V; VIN A = VIN B = 10 V.

Output amplifier AD712 except where noted. All specifications T

MIN

to T

MAX

unless otherwise noted.)

C Version

1

B Version

T

A

=T

A

=T

A

=T

A

=

Parameter +258CT

MIN

, T

MAX

+258CT

MIN

, T

MAX

Units Conditions/Comments

ACCURACY

Resolution 0.375 0.375 0.375 0.375 dB
Accuracy Relative to Guaranteed Attenuation
0 dB Attenuation Ranges for Specified Step Sizes.

0.375 dB Steps:
Accuracy ≤ ±0.17 dB 0 to 36 0 to 36 0 to 30 0 to 30 dB min
Monotonic 0 to 54 0 to 54 0 to 48 0 to 48 dB min

0.75 dB Steps:
Accuracy ≤ ±0.35 dB 0 to 48 0 to 42 0 to 42 0 to 36 dB min
Monotonic 0 to 72 0 to 66 0 to 72 0 to 60 dB min

1.5 dB Steps:
Accuracy ≤ ±0.7 dB 0 to 54 0 to 48 0 to 48 0 to 42 dB min
Monotonic Full Range 0 to 78 0 to 85.5 0 to 72 dB min Full Range Is 0 dB to 88.5 dB.

3.0 dB Steps:
Accuracy ≤ ±1.4 dB 0 to 66 0 to 54 0 to 60 0 to 48 dB min
Monotonic Full Range Full Range Full Range Full Range dB min

6.0 dB Steps:
Accuracy ≤ ±2.7 dB 0 to 72 0 to 60 0 to 60 0 to 60 dB min
Monotonic Full Range Full Range Full Range Full Range dB min

Gain Error ±0.1 ±0.15 ±0.15 ±0.2 dB max Measured Using R

FB

A,

R

FB

B. Both DAC Registers

Loaded With All 0s.

Output Leakage Current

OUT A, OUT B ±50 ±400 ±50 ±400 nA max

Input Resistance,

V

IN

A, VIN B 9/15 9/15 9/15 9/15 kΩ min/max Typically 12 kΩ.
Input Resistance Match ±1 ±1 ±2 ± 2 % max
Feedback Resistance,

RFB A, RFB B 9.3/15.7 9.3/15.7 9.3/15.7 9.3/15.7 kΩ min/max

LOGIC INPUTS

CS, WR,
DAC A/DAC B,

DB0–DB7

Input Low Voltage, V

INL

0.8 0.8 0.8 0.8 V max

Input High Voltage, V

INH

2.4 2.4 2.4 2.4 V min
Input Leakage Current ±1 ±10 ±1 ± 10 µA max
Input Capacitance

2

10 10 10 10 pF max

POWER REQUIREMENTS

V

DD

, Range

3

4.75/5.25 4.75/5.25 4.75/5.25 4.75/5.25 V min/max For Specified Performance.

2 2 2 2 mA max Logic Inputs = V

IL

or V

IH

2 2 2 2 mA max Logic Inputs = 0 V or V

DD

NOTES

l

Temperature range as follows: B, C Versions: –40°C to +85 °C.

2

Guaranteed by design, not production tested.

3

The part will function with VDD = 5 V ± 10% with degraded performance.

Specifications subject to change without notice.

AD7112

REV. 0

–3–

TIMING SPECIFICATIONS

1

Parameter TA = +258CT

A

= –408C to +858C Units Conditions/Comments

CS to WR Setup Time t

CS

0 0 ns min See Figure 3.

CS to WR Hold Time t

CH

0 0 ns min

DAC Select to

WR Setup Time t

AS

4 4 ns min

DAC Select to

WR Hold Time t

AH

0 0 ns min

Data Valid to

WR Setup Time t

DS

55 55 ns min

Data Valid to

WR Hold Time t

DH

10 10 ns min

WR Pulse Width t

WR

53 53 ns min

NOTES

1

Timing specifications guaranteed by design not production tested. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage
level of 1.6 V.

Specifications subject to change without notice.

AC PERFORMANCE CHARACTERISTICS

1

TA =

T

A

= –408C to

Parameter +258C +858C Units Conditions/Comments

DC Supply Rejection ∆ Gain/∆ V

DD

0.001 0.005 dB/% max ∆ VDD = ± 5%. Input Code = 00000000

Digital-to-Analog Glitch Impulse 10 10 nV s typ Measured with AD843 as output amplifier for input

code transition 10000000 to 00000000.

Output Capacitance, C

OUT A

, C

OUT B

50 50 pF max

AC Feedthrough

V

IN

A to OUT A –94 –90 dB max VIN A, VIN B = 6 V rms at 1 kHz. DAC

Registers loaded with all 1s.

V

IN

B to OUT B –94 –90 dB max

Channel-to-Channel Isolation

V

IN

A to OUT B –87 –87 dB typ VIN A = 6 V rms at 10 kHz sine wave,

V

IN

B = 0 V. DAC Registers loaded with all 0s.

V

IN

B to OUT A –87 –87 dB typ VIN B = 6 V rms at 10 kHz sine wave,

V

IN

A = 0 V. DAC Registers loaded with all 0s.
Digital Feedthrough 1 1 nV s typ Measured with input code transitions of all 0s to all 1s.
Output Noise Voltage Density

(30 Hz to 50 kHz) 15 15 nV/√

Hz typ Measured between RFB A and OUT A or between

R

FB

B and OUT B.
Total Harmonic Distortion –91 –91 dB typ V

IN

A = VIN B = 6 V rms at 1 kHz. DAC

Registers loaded with all 0s.

NOTES

1

Guaranteed by design, not production tested.

Specifications subject to change without notice.

(VDD = +5 V 6 5%; 0UT A = OUT B = AGND = DGND = O V; VIN A = VIN B = 10 V)

(VDD = +5 V 6 5%; 0UT A = OUT B = AGND = DGND = 0 V; VIN A =
VIN B = 10 V. Output amplifier AD712 except where noted.)

AD7112

REV. 0

–4–

ABSOLUTE MAXIMUM RATINGS*

VDD to AGND or DGND . . . . . . . . . . . . . . . . . .–0.3 V, +7 V

AGND to DGND . . . . . . . . . . . . . . . . . . –0.3 V, V

DD

+ 0.3 V

Digital Inputs to DGND . . . . . . . . . . . . . –0.3 V, V

DD

+ 0.3 V

OUT A, OUT B to AGND . . . . . . . . . . . –0.3 V, V

DD

+ 0.3 V

V

IN

A, VIN B to AGND . . . . . . . . . . . . . . . . . . . . . . . . .±25 V

V

RFB

A, V

RFB

B to AGND . . . . . . . . . . . . . . . . . . . . . . . ±25 V

Operating Temperature Range

All Versions . . . . . . . . . . . . . . . . . . . . . . . . –40°C to +85°C

Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . +150°C

Storage Temperature . . . . . . . . . . . . . . . . . –65°C to +150°C

Power Dissipation, DIP . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W

θ

JA

, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 102°C/W

Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . +300°C

Power Dissipation, SOIC . . . . . . . . . . . . . . . . . . . . . . . . . 1 W

θ

JA

, Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . 75°C/W

Lead Temperature (Soldering)

Vapor Phase (60 secs) . . . . . . . . . . . . . . . . . . . . . . . .215°C

Infrared (15 secs) . . . . . . . . . . . . . . . . . . . . . . . . . . . .220°C

*Stresses above those listed under “Absolute Maximum Ratings” may cause

permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those listed in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability. Only
one Absolute Maximum Rating may be applied at any one time.

WARNING!

ESD SENSITIVE DEVICE

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7112 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.

TERMINOLOGY

RESOLUTION: Nominal change in attenuation when moving
between two adjacent codes.

MONOTONICITY: The device is monotonic if the analog out­put decreases or remains constant as the wdigital code in­creases.

FEEDTHROUGH ERROR: That portion of the input signal
which reaches the output when all digital inputs are high.

OUTPUT CAPACITANCE: Capacitance from OUT A or
OUT B to ground.

GAIN ERROR: Gain error results from a mismatch between
R

FB

(the feedback resistance) and the R-2R ladder resistance.
Its effect in a LOGDAC is to produce a constant additive at­tenuation error in dB over the whole range of the DAC.

ACCURACY: The difference (measured in dB) between the
ideal transfer function as listed in Table I and the actual trans­fer function as measured with the device.

DIGITAL-TO-ANALOG GLITCH IMPULSE: The amount
of charge injected from the digital inputs to the analog output
when the inputs change state. This is normally specified as the
area of the glitch in either pA-s or nV-s depending on whether
the glitch is measured as a current or voltage signal. Glitch im­pulse is measured with V

IN

= AGND.

ORDERING INFORMATION

Specified

Temperature Accuracy Package

Model Range Range Option*

AD7112BN –40°C to +85°C 0 dB to 60 dB N-20
AD7112CN –40°C to +85°C 0 dB to 72 dB N-20
AD7112BR –40°C to +85°C 0 dB to 60 dB R-20
AD7112CR –40°C to +85°C 0 dB to 72 dB R-20

*N = Plastic DIP; R = SOIC.

PIN FUNCTION DESCRIPTION

Pin Mnemonic Description

1 AGND Analog Ground.
2 OUT A Current Output Terminal of DAC A.
3R

FB

A Feedback Resistor for DAC A.

4V

IN

A Reference Input to DAC A
5 DGND Digital Ground.
6

DAC A/ Selects Which DAC Can Accept Data from

DAC B Input Port.
7–14 DB7–DB0 8 Data Inputs.
15

CS Chip Select Input, Active Low.
16

WR Write Input, Active Low.
17 V

DD

Power Supply Input 5 V ± 5%.

18 V

IN

B Reference Input to DAC B.

19 R

FB

B Feedback Resistor for DAC B.

20 OUT B Current Output Terminal of DAC B.

PIN CONFIGURATION

DIP/SOIC

AGND

OUT A

DGND

(MSB) DB7

DAC A/DAC B

DB6
DB5
DB4

R

FB

A

V

IN

A

OUT B
R

FB

B

V

IN

B

V

DD

DB0 (LSB)
DB1
DB2
DB3

1
2
3
4
5
6
7
8
9

10

20
19

18
17
16
15

14

13
12

11

TOP VIEW

(Not to Scale)

AD7112

WR
CS